



Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 16825 |
| Number of Logic Elements/Cells | 215360 |
| Total RAM Bits | 13455360 |
| Number of I/O | 285 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 484-FBGA, FCBGA |
| Supplier Device Package | 484-FCBGA (19x19) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7a200t-2sg484c |

Power-On/Off Power Supply Sequencing

The recommended power-on sequence is V_{CCINT} , V_{CCBRAM} , V_{CCAUX} , and V_{CCO} to achieve minimum current draw and ensure that the I/Os are 3-stated at power-on. The recommended power-off sequence is the reverse of the power-on sequence. If V_{CCINT} and V_{CCBRAM} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously. If V_{CCAUX} and V_{CCO} have the same recommended voltage levels then both can be powered by the same supply and ramped simultaneously.

For V_{CCO} voltages of 3.3V in HR I/O banks and configuration bank 0:

- The voltage difference between V_{CCO} and V_{CCAUX} must not exceed 2.625V for longer than $T_{VCCO2VCCAUX}$ for each power-on/off cycle to maintain device reliability levels.
- The $T_{VCCO2VCCAUX}$ time can be allocated in any percentage between the power-on and power-off ramps.

The recommended power-on sequence to achieve minimum current draw for the GTP transceivers is V_{CCINT} , $V_{MGTAVCC}$, $V_{MGTAVTT}$ OR $V_{MGTAVCC}$, V_{CCINT} , $V_{MGTAVTT}$. There is no recommended sequencing for $V_{MGTAVCAUX}$. Both $V_{MGTAVCC}$ and V_{CCINT} can be ramped simultaneously. The recommended power-off sequence is the reverse of the power-on sequence to achieve minimum current draw.

If these recommended sequences are not met, current drawn from $V_{MGTAVTT}$ can be higher than specifications during power-up and power-down.

- When $V_{MGTAVTT}$ is powered before $V_{MGTAVCC}$ and $V_{MGTAVTT} - V_{MGTAVCC} > 150$ mV and $V_{MGTAVCC} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 460 mA per transceiver during $V_{MGTAVCC}$ ramp up. The duration of the current draw can be up to $0.3 \times T_{MGTAVCC}$ (ramp time from GND to 90% of $V_{MGTAVCC}$). The reverse is true for power-down.
- When $V_{MGTAVTT}$ is powered before V_{CCINT} and $V_{MGTAVTT} - V_{CCINT} > 150$ mV and $V_{CCINT} < 0.7$ V, the $V_{MGTAVTT}$ current draw can increase by 50 mA per transceiver during V_{CCINT} ramp up. The duration of the current draw can be up to $0.3 \times T_{VCCINT}$ (ramp time from GND to 90% of V_{CCINT}). The reverse is true for power-down.

Table 9: Differential SelectIO DC Input and Output Levels

| I/O Standard | V _{ICM} ⁽¹⁾ | | | V _{ID} ⁽²⁾ | | | V _{OCM} ⁽³⁾ | | | V _{OD} ⁽⁴⁾ | | |
|--------------|---------------------------------|--------|--------------------|--------------------------------|--------|--------|---------------------------------|-------------------------|-------------------------|--------------------------------|--------|--------|
| | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max |
| BLVDS_25 | 0.300 | 1.200 | 1.425 | 0.100 | — | — | — | 1.250 | — | Note 5 | | |
| MINI_LVDS_25 | 0.300 | 1.200 | V _{CCAUX} | 0.200 | 0.400 | 0.600 | 1.000 | 1.200 | 1.400 | 0.300 | 0.450 | 0.600 |
| PPDS_25 | 0.200 | 0.900 | V _{CCAUX} | 0.100 | 0.250 | 0.400 | 0.500 | 0.950 | 1.400 | 0.100 | 0.250 | 0.400 |
| RSDS_25 | 0.300 | 0.900 | 1.500 | 0.100 | 0.350 | 0.600 | 1.000 | 1.200 | 1.400 | 0.100 | 0.350 | 0.600 |
| TMDS_33 | 2.700 | 2.965 | 3.230 | 0.150 | 0.675 | 1.200 | V _{CCO} –0.405 | V _{CCO} –0.300 | V _{CCO} –0.190 | 0.400 | 0.600 | 0.800 |

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OCM} is the output common mode voltage.
4. V_{OD} is the output differential voltage (Q – \bar{Q}).
5. V_{OD} for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard | V _{ICM} ⁽¹⁾ | | | V _{ID} ⁽²⁾ | | V _{OL} ⁽³⁾ | | V _{OH} ⁽⁴⁾ | | I _{OL} | I _{OH} |
|-----------------|---------------------------------|--------|--------|--------------------------------|--------|--------------------------------|-------------------------------|--------------------------------|---------|-----------------|-----------------|
| | V, Min | V, Typ | V, Max | V, Min | V, Max | V, Max | V, Min | mA, Max | mA, Min | | |
| DIFF_HSTL_I | 0.300 | 0.750 | 1.125 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 8.00 | –8.00 | | |
| DIFF_HSTL_I_18 | 0.300 | 0.900 | 1.425 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 8.00 | –8.00 | | |
| DIFF_HSTL_II | 0.300 | 0.750 | 1.125 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 16.00 | –16.00 | | |
| DIFF_HSTL_II_18 | 0.300 | 0.900 | 1.425 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 16.00 | –16.00 | | |
| DIFF_HSUL_12 | 0.300 | 0.600 | 0.850 | 0.100 | — | 20% V _{CCO} | 80% V _{CCO} | 0.100 | –0.100 | | |
| DIFF_MOBILE_DDR | 0.300 | 0.900 | 1.425 | 0.100 | — | 10% V _{CCO} | 90% V _{CCO} | 0.100 | –0.100 | | |
| DIFF_SSTL135 | 0.300 | 0.675 | 1.000 | 0.100 | — | (V _{CCO} /2) – 0.150 | (V _{CCO} /2) + 0.150 | 13.0 | –13.0 | | |
| DIFF_SSTL135_R | 0.300 | 0.675 | 1.000 | 0.100 | — | (V _{CCO} /2) – 0.150 | (V _{CCO} /2) + 0.150 | 8.9 | –8.9 | | |
| DIFF_SSTL15 | 0.300 | 0.750 | 1.125 | 0.100 | — | (V _{CCO} /2) – 0.175 | (V _{CCO} /2) + 0.175 | 13.0 | –13.0 | | |
| DIFF_SSTL15_R | 0.300 | 0.750 | 1.125 | 0.100 | — | (V _{CCO} /2) – 0.175 | (V _{CCO} /2) + 0.175 | 8.9 | –8.9 | | |
| DIFF_SSTL18_I | 0.300 | 0.900 | 1.425 | 0.100 | — | (V _{CCO} /2) – 0.470 | (V _{CCO} /2) + 0.470 | 8.00 | –8.00 | | |
| DIFF_SSTL18_II | 0.300 | 0.900 | 1.425 | 0.100 | — | (V _{CCO} /2) – 0.600 | (V _{CCO} /2) + 0.600 | 13.4 | –13.4 | | |

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OL} is the single-ended low-output voltage.
4. V_{OH} is the single-ended high-output voltage.

LVDS DC Specifications (LVDS_25)

See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information on the LVDS_25 standard in the HR I/O banks.

Table 11: LVDS_25 DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|---|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 2.375 | 2.500 | 2.625 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | – | – | 1.675 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.700 | – | – | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output Common-Mode Voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | | 100 | 350 | 600 | mV |
| V_{ICM} | Input Common-Mode Voltage | | 0.300 | 1.200 | 1.425 | V |

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in v1.07 from the 14.4/2012.4 device pack for ISE® Design Suite14.4 and Vivado® Design Suite 2012.4 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the 14.4/2012.4 device pack for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 9](#).

Table 14: Networking Applications Interface Performances

| Description | Speed Grade | | | | Units | |
|--|-------------|--------|------|-----|-------|--|
| | 1.0V | | 0.9V | | | |
| | -3 | -2/-2L | -1 | -2L | | |
| SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8) | 680 | 680 | 600 | 600 | Mb/s | |
| DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14) | 1250 | 1250 | 950 | 950 | Mb/s | |
| SDR LVDS receiver (SFI-4.1) ⁽¹⁾ | 680 | 680 | 600 | 600 | Mb/s | |
| DDR LVDS receiver (SPI-4.2) ⁽¹⁾ | 1250 | 1250 | 950 | 950 | Mb/s | |

Notes:

- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 15: Maximum Physical Interface (PHY) Rate for Memory Interfaces⁽¹⁾⁽²⁾

| Memory Standard | Speed Grade | | | | Units | |
|-------------------------------|-------------|--------|------|-----|-------|--|
| | 1.0V | | 0.9V | | | |
| | -3 | -2/-2L | -1 | -2L | | |
| 4:1 Memory Controllers | | | | | | |
| DDR3 | 1066 | 800 | 800 | 800 | Mb/s | |
| DDR3L | 800 | 800 | 667 | 667 | Mb/s | |
| DDR2 | 800 | 800 | 667 | 667 | Mb/s | |
| LPDDR2 | 667 | 667 | 533 | 533 | Mb/s | |
| 2:1 Memory Controllers | | | | | | |
| DDR3 | 800 | 700 | 620 | 620 | Mb/s | |
| DDR3L | 800 | 700 | 620 | 620 | Mb/s | |
| DDR2 | 800 | 700 | 620 | 620 | Mb/s | |

Notes:

- V_{REF} tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
- When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).

IOB Pad Input/Output/3-State

Table 16 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- T_{IOP} is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- T_{IOOP} is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- T_{IOTP} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN_TERM termination turn-on time is always faster than T_{IOTP} when the INTERMDISABLE pin is used.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics

| I/O Standard | T_{IOP} | | | | T_{IOOP} | | | | T_{IOTP} | | | | Units | |
|--------------------------|-------------|--------|------|------|-------------|--------|------|------|-------------|--------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | 1.0V | | 0.9V | | 1.0V | | 0.9V | | 1.0V | | 0.9V | | | |
| | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | | |
| LVTTL_S4 | 1.26 | 1.34 | 1.41 | 1.58 | 3.80 | 3.93 | 4.18 | 4.41 | 4.37 | 4.59 | 5.01 | 5.06 | ns | |
| LVTTL_S8 | 1.26 | 1.34 | 1.41 | 1.58 | 3.54 | 3.66 | 3.92 | 4.15 | 4.11 | 4.32 | 4.75 | 4.80 | ns | |
| LVTTL_S12 | 1.26 | 1.34 | 1.41 | 1.58 | 3.52 | 3.65 | 3.90 | 4.13 | 4.09 | 4.31 | 4.73 | 4.78 | ns | |
| LVTTL_S16 | 1.26 | 1.34 | 1.41 | 1.58 | 3.07 | 3.19 | 3.45 | 3.68 | 3.64 | 3.85 | 4.28 | 4.33 | ns | |
| LVTTL_S24 | 1.26 | 1.34 | 1.41 | 1.58 | 3.29 | 3.41 | 3.67 | 3.90 | 3.86 | 4.07 | 4.50 | 4.55 | ns | |
| LVTTL_F4 | 1.26 | 1.34 | 1.41 | 1.58 | 3.26 | 3.38 | 3.64 | 3.86 | 3.83 | 4.04 | 4.46 | 4.51 | ns | |
| LVTTL_F8 | 1.26 | 1.34 | 1.41 | 1.58 | 2.74 | 2.87 | 3.12 | 3.35 | 3.31 | 3.52 | 3.95 | 4.00 | ns | |
| LVTTL_F12 | 1.26 | 1.34 | 1.41 | 1.58 | 2.73 | 2.85 | 3.10 | 3.33 | 3.29 | 3.51 | 3.93 | 3.98 | ns | |
| LVTTL_F16 | 1.26 | 1.34 | 1.41 | 1.58 | 2.55 | 2.68 | 2.93 | 3.16 | 3.12 | 3.34 | 3.76 | 3.81 | ns | |
| LVTTL_F24 | 1.26 | 1.34 | 1.41 | 1.58 | 2.52 | 2.65 | 2.90 | 3.22 | 3.09 | 3.31 | 3.73 | 3.87 | ns | |
| LVDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.29 | 1.41 | 1.67 | 1.86 | 1.86 | 2.07 | 2.49 | 2.51 | ns | |
| MINI_LVDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.27 | 1.40 | 1.65 | 1.88 | 1.84 | 2.06 | 2.48 | 2.53 | ns | |
| BLVDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.84 | 1.96 | 2.21 | 2.44 | 2.40 | 2.62 | 3.04 | 3.09 | ns | |
| RSDS_25 (point to point) | 0.73 | 0.81 | 0.88 | 0.90 | 1.27 | 1.40 | 1.65 | 1.88 | 1.84 | 2.06 | 2.48 | 2.53 | ns | |
| PPDS_25 | 0.73 | 0.81 | 0.88 | 0.90 | 1.29 | 1.41 | 1.67 | 1.88 | 1.86 | 2.07 | 2.49 | 2.53 | ns | |
| TMDS_33 | 0.73 | 0.81 | 0.88 | 0.90 | 1.41 | 1.54 | 1.79 | 1.99 | 1.98 | 2.20 | 2.62 | 2.64 | ns | |
| PCI33_3 | 1.24 | 1.32 | 1.39 | 1.57 | 3.10 | 3.22 | 3.48 | 3.71 | 3.67 | 3.88 | 4.31 | 4.36 | ns | |
| HSUL_12 | 0.67 | 0.75 | 0.82 | 0.87 | 1.80 | 1.93 | 2.18 | 2.41 | 2.37 | 2.59 | 3.01 | 3.06 | ns | |
| DIFF_HSUL_12 | 0.68 | 0.76 | 0.83 | 0.88 | 1.80 | 1.93 | 2.18 | 2.21 | 2.37 | 2.59 | 3.01 | 2.86 | ns | |
| HSTL_I_S | 0.67 | 0.75 | 0.82 | 0.87 | 1.62 | 1.74 | 1.99 | 2.19 | 2.19 | 2.40 | 2.82 | 2.84 | ns | |
| HSTL_II_S | 0.65 | 0.73 | 0.80 | 0.85 | 1.41 | 1.54 | 1.79 | 1.99 | 1.98 | 2.20 | 2.62 | 2.64 | ns | |
| HSTL_I_18_S | 0.67 | 0.75 | 0.82 | 0.87 | 1.29 | 1.41 | 1.67 | 1.86 | 1.86 | 2.07 | 2.49 | 2.51 | ns | |
| HSTL_II_18_S | 0.66 | 0.75 | 0.81 | 0.87 | 1.41 | 1.54 | 1.79 | 1.97 | 1.98 | 2.20 | 2.62 | 2.62 | ns | |
| DIFF_HSTL_I_S | 0.68 | 0.76 | 0.83 | 0.85 | 1.59 | 1.71 | 1.96 | 2.13 | 2.15 | 2.37 | 2.79 | 2.78 | ns | |
| DIFF_HSTL_II_S | 0.68 | 0.76 | 0.83 | 0.85 | 1.51 | 1.63 | 1.88 | 2.07 | 2.08 | 2.29 | 2.71 | 2.72 | ns | |
| DIFF_HSTL_I_18_S | 0.71 | 0.79 | 0.86 | 0.87 | 1.38 | 1.51 | 1.76 | 1.96 | 1.95 | 2.17 | 2.59 | 2.61 | ns | |
| DIFF_HSTL_II_18_S | 0.70 | 0.78 | 0.85 | 0.87 | 1.46 | 1.58 | 1.84 | 2.00 | 2.03 | 2.24 | 2.67 | 2.65 | ns | |
| HSTL_I_F | 0.67 | 0.75 | 0.82 | 0.87 | 1.10 | 1.22 | 1.48 | 1.69 | 1.67 | 1.88 | 2.31 | 2.34 | ns | |

Input/Output Logic Switching Characteristics

Table 18: ILOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|-----------|-----------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| T _{ICE1CK/T_{ICKCE1}} | CE1 pin setup/hold with respect to CLK | 0.48/0.02 | 0.54/0.02 | 0.76/0.02 | 0.40/-0.07 | ns |
| T _{ISRCK/T_{ICKSR}} | SR pin setup/hold with respect to CLK | 0.60/0.01 | 0.70/0.01 | 1.13/0.01 | 0.88/-0.35 | ns |
| T _{IDOCK/T_{OCKD}} | D pin setup/hold with respect to CLK without Delay | 0.01/0.27 | 0.01/0.29 | 0.01/0.33 | 0.01/0.33 | ns |
| T _{IDOCKD/T_{OCKDD}} | DDLY pin setup/hold with respect to CLK (using IDELAY) | 0.02/0.27 | 0.02/0.29 | 0.02/0.33 | 0.01/0.33 | ns |
| Combinatorial | | | | | | |
| T _{IDI} | D pin to O pin propagation delay, no Delay | 0.11 | 0.11 | 0.13 | 0.14 | ns |
| T _{IDID} | DDLY pin to O pin propagation delay (using IDELAY) | 0.11 | 0.12 | 0.14 | 0.15 | ns |
| Sequential Delays | | | | | | |
| T _{IDLO} | D pin to Q1 pin using flip-flop as a latch without Delay | 0.41 | 0.44 | 0.51 | 0.54 | ns |
| T _{IDLOD} | DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY) | 0.41 | 0.44 | 0.51 | 0.55 | ns |
| T _{ICKQ} | CLK to Q outputs | 0.53 | 0.57 | 0.66 | 0.71 | ns |
| T _{RQ_ILOGIC} | SR pin to OQ/TQ out | 0.96 | 1.08 | 1.32 | 1.32 | ns |
| T _{GSRQ_ILOGIC} | Global set/reset to Q outputs | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| Set/Reset | | | | | | |
| T _{RPW_ILOGIC} | Minimum pulse width, SR inputs | 0.61 | 0.72 | 0.72 | 0.68 | ns, Min |

Table 19: OLOGIC Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|------------|------------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| T _{ODCK/T_{OCKD}} | D1/D2 pins setup/hold with respect to CLK | 0.67/-0.11 | 0.71/-0.11 | 0.84/-0.11 | 0.60/-0.18 | ns |
| T _{OOCCK/T_{OCKOCE}} | OCE pin setup/hold with respect to CLK | 0.32/0.58 | 0.34/0.58 | 0.51/0.58 | 0.21/-0.10 | ns |
| T _{OSRCK/T_{OCKSR}} | SR pin setup/hold with respect to CLK | 0.37/0.21 | 0.44/0.21 | 0.80/0.21 | 0.62/-0.25 | ns |
| T _{OTCK/T_{OCKT}} | T1/T2 pins setup/hold with respect to CLK | 0.69/-0.14 | 0.73/-0.14 | 0.89/-0.14 | 0.60/-0.18 | ns |
| T _{TOTCECK/T_{OCKTCE}} | TCE pin setup/hold with respect to CLK | 0.32/0.01 | 0.34/0.01 | 0.51/0.01 | 0.22/-0.10 | ns |
| Combinatorial | | | | | | |
| T _{ODQ} | D1 to OQ out or T1 to TQ out | 0.83 | 0.96 | 1.16 | 1.36 | ns |
| Sequential Delays | | | | | | |
| T _{OCKQ} | CLK to OQ/TQ out | 0.47 | 0.49 | 0.56 | 0.63 | ns |
| T _{RQ_OLOGIC} | SR pin to OQ/TQ out | 0.72 | 0.80 | 0.95 | 1.12 | ns |
| T _{GSRQ_OLOGIC} | Global set/reset to Q outputs | 7.60 | 7.60 | 10.51 | 11.39 | ns |
| Set/Reset | | | | | | |
| T _{RPW_OLOGIC} | Minimum pulse width, SR inputs | 0.64 | 0.74 | 0.74 | 0.68 | ns, Min |

Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold for Control Lines | | | | | | |
| T _{ISCCCK_BITSILIP} /T _{ISCKC_BITSILIP} | BITSLIP pin setup/hold with respect to CLKDIV | 0.01/0.14 | 0.02/0.15 | 0.02/0.17 | 0.02/0.21 | ns |
| T _{ISCCCK_CE} / T _{ISCKC_CE} ⁽²⁾ | CE pin setup/hold with respect to CLK (for CE1) | 0.45/-0.01 | 0.50/-0.01 | 0.72/-0.01 | 0.35/-0.11 | ns |
| T _{ISCCCK_CE2} / T _{ISCKC_CE2} ⁽²⁾ | CE pin setup/hold with respect to CLKDIV (for CE2) | -0.10/0.33 | -0.10/0.36 | -0.10/0.40 | -0.17/0.40 | ns |
| Setup/Hold for Data Lines | | | | | | |
| T _{ISDCK_D} /T _{ISCKD_D} | D pin setup/hold with respect to CLK | -0.02/0.12 | -0.02/0.14 | -0.02/0.17 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY} /T _{ISCKD_DDLY} | DDLY pin setup/hold with respect to CLK (using IDELAY) ⁽¹⁾ | -0.02/0.12 | -0.02/0.14 | -0.02/0.17 | -0.03/0.19 | ns |
| T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR} | D pin setup/hold with respect to CLK at DDR mode | -0.02/0.12 | -0.02/0.14 | -0.02/0.17 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY_DDR} /T _{ISCKD_DDLY_DDR} | D pin setup/hold with respect to CLK at DDR mode (using IDELAY) ⁽¹⁾ | 0.12/0.12 | 0.14/0.14 | 0.17/0.17 | 0.19/0.19 | ns |
| Sequential Delays | | | | | | |
| T _{ISCKO_Q} | CLKDIV to out at Q pin | 0.53 | 0.54 | 0.66 | 0.67 | ns |
| Propagation Delays | | | | | | |
| T _{ISDO_DO} | D input to DO output pin | 0.11 | 0.11 | 0.13 | 0.14 | ns |

Notes:

1. Recorded at 0 tap value.
2. T_{ISCCCK_CE2} and T_{ISCKC_CE2} are reported as T_{ISCCCK_CE}/T_{ISCKC_CE} in TRACE report.

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|------------|------------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T _{RCKC_RSTRAM} /T _{RCKC_RSTRAM} | Synchronous RSTRAM input | 0.32/0.42 | 0.34/0.43 | 0.36/0.46 | 0.40/0.47 | ns, Min |
| T _{RCKC_WEA} /T _{RCKC_WEA} | Write enable (WE) input (block RAM only) | 0.44/0.18 | 0.48/0.19 | 0.54/0.20 | 0.64/0.23 | ns, Min |
| T _{RCKC_WREN} /T _{RCKC_WREN} | WREN FIFO inputs | 0.46/0.30 | 0.46/0.35 | 0.47/0.43 | 0.77/0.44 | ns, Min |
| T _{RCKC_RDEN} /T _{RCKC_RDEN} | RDEN FIFO inputs | 0.42/0.30 | 0.43/0.35 | 0.43/0.43 | 0.71/0.44 | ns, Min |
| Reset Delays | | | | | | |
| T _{RCO_FLAGS} | Reset RST to FIFO flags/pointers ⁽¹⁰⁾ | 0.90 | 0.98 | 1.10 | 1.25 | ns, Max |
| T _{RREC_RST} /T _{RREM_RST} | FIFO reset recovery and removal timing ⁽¹¹⁾ | 1.87/-0.81 | 2.07/-0.81 | 2.37/-0.81 | 2.44/-0.71 | ns, Max |
| Maximum Frequency | | | | | | |
| F _{MAX_BRAM_WF_NC} | Block RAM (write first and no change modes) when not in SDP RF mode | 509.68 | 460.83 | 388.20 | 315.66 | MHz |
| F _{MAX_BRAM_RF_PERFORMANCE} | Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B | 509.68 | 460.83 | 388.20 | 315.66 | MHz |
| F _{MAX_BRAM_RF_DELAYED_WRITE} | Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses | 447.63 | 404.53 | 339.67 | 268.96 | MHz |
| F _{MAX_CAS_WF_NC} | Block RAM cascade (write first, no change mode) when cascade but not in RF mode | 467.07 | 418.59 | 345.78 | 273.30 | MHz |
| F _{MAX_CAS_RF_PERFORMANCE} | Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled | 467.07 | 418.59 | 345.78 | 273.30 | MHz |
| F _{MAX_CAS_RF_DELAYED_WRITE} | When in cascade RF mode and there is a possibility of address overlap between port A and port B | 405.35 | 362.19 | 297.35 | 226.60 | MHz |
| F _{MAX_FIFO} | FIFO in all modes without ECC | 509.68 | 460.83 | 388.20 | 315.66 | MHz |
| F _{MAX_ECC} | Block RAM and FIFO in ECC configuration | 410.34 | 365.10 | 297.53 | 215.38 | MHz |

Notes:

1. TRACE will report all of these parameters as T_{RCKO_DO}.
2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO_REG = 0.
4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
6. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY}, T_{RCKO_AFULL}, T_{RCKO_EMPTY}, T_{RCKO_FULL}, T_{RCKO_RDERR}, T_{RCKO_WRERR}.
7. T_{RCKO_POINTERS} includes both T_{RCKO_RDCOUNT} and T_{RCKO_WRCOUNT}.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T_{RCO_FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Table 28: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---|---------------|---------------|---------------|---------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup and Hold Times of the RST Pins | | | | | | |
| $T_{DSPDCK_RSTA; RSTB_AREG; BREG}/T_{DSPCKD_RSTA; RSTB_AREG; BREG}$ | {RSTA, RSTB} input to {A, B} register CLK | 0.41/ 0.11 | 0.46/ 0.13 | 0.55/ 0.15 | 0.63/ 0.40 | ns |
| $T_{DSPDCK_RSTC_CREG}/T_{DSPCKD_RSTC_CREG}$ | RSTC input to C register CLK | 0.07/ 0.10 | 0.08/ 0.11 | 0.09/ 0.12 | 0.13/ 0.11 | ns |
| $T_{DSPDCK_RSTD_DREG}/T_{DSPCKD_RSTD_DREG}$ | RSTD input to D register CLK | 0.44/ 0.07 | 0.50/ 0.08 | 0.59/ 0.09 | 0.67/ 0.08 | ns |
| $T_{DSPDCK_RSTM_MREG}/T_{DSPCKD_RSTM_MREG}$ | RSTM input to M register CLK | 0.21/ 0.22 | 0.23/ 0.24 | 0.27/ 0.28 | 0.28/ 0.35 | ns |
| $T_{DSPDCK_RSTP_PREG}/T_{DSPCKD_RSTP_PREG}$ | RSTP input to P register CLK | 0.27/ 0.01 | 0.30/ 0.01 | 0.35/ 0.01 | 0.43/ 0.00 | ns |
| Combinatorial Delays from Input Pins to Output Pins | | | | | | |
| $T_{DSPDO_A_CARRYOUT_MULT}$ | A input to CARRYOUT output using multiplier | 3.79 | 4.35 | 5.18 | 6.61 | ns |
| $T_{DSPDO_D_P_MULT}$ | D input to P output using multiplier | 3.72 | 4.26 | 5.07 | 6.41 | ns |
| $T_{DSPDO_B_P}$ | B input to P output not using multiplier | 1.53 | 1.75 | 2.08 | 2.48 | ns |
| $T_{DSPDO_C_P}$ | C input to P output | 1.33 | 1.53 | 1.82 | 2.22 | ns |
| Combinatorial Delays from Input Pins to Cascading Output Pins | | | | | | |
| $T_{DSPDO_A; B}_ACOUT; BCOUT}$ | {A, B} input to {ACOUT, BCOUT} output | 0.55 | 0.63 | 0.74 | 0.87 | ns |
| $T_{DSPDO_A, B}_CARRYCASOUT_MULT}$ | {A, B} input to CARRYCASOUT output using multiplier | 4.06 | 4.65 | 5.54 | 7.03 | ns |
| $T_{DSPDO_D}_CARRYCASOUT_MULT$ | D input to CARRYCASOUT output using multiplier | 3.97 | 4.54 | 5.40 | 6.81 | ns |
| $T_{DSPDO_A, B}_CARRYCASOUT$ | {A, B} input to CARRYCASOUT output not using multiplier | 1.77 | 2.03 | 2.41 | 2.88 | ns |
| $T_{DSPDO_C}_CARRYCASOUT$ | C input to CARRYCASOUT output | 1.58 | 1.81 | 2.15 | 2.62 | ns |
| Combinatorial Delays from Cascading Input Pins to All Output Pins | | | | | | |
| $T_{DSPDO_ACIN_P_MULT}$ | ACIN input to P output using multiplier | 3.65 | 4.19 | 5.00 | 6.40 | ns |
| $T_{DSPDO_ACIN_P}$ | ACIN input to P output not using multiplier | 1.37 | 1.57 | 1.88 | 2.44 | ns |
| $T_{DSPDO_ACIN_ACOUT}$ | ACIN input to ACOUT output | 0.38 | 0.44 | 0.53 | 0.63 | ns |
| $T_{DSPDO_ACIN}_CARRYCASOUT_MULT$ | ACIN input to CARRYCASOUT output using multiplier | 3.90 | 4.47 | 5.33 | 6.79 | ns |
| $T_{DSPDO_ACIN}_CARRYCASOUT$ | ACIN input to CARRYCASOUT output not using multiplier | 1.61 | 1.85 | 2.21 | 2.84 | ns |
| $T_{DSPDO_PCIN_P}$ | PCIN input to P output | 1.11 | 1.28 | 1.52 | 1.82 | ns |
| $T_{DSPDO_PCIN}_CARRYCASOUT$ | PCIN input to CARRYCASOUT output | 1.36 | 1.56 | 1.85 | 2.21 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | | |
| $T_{DSPCKO_P_PREG}$ | CLK PREG to P output | 0.33 | 0.37 | 0.44 | 0.54 | ns |
| $T_{DSPCKO}_CARRYCASOUT_PREG$ | CLK PREG to CARRYCASOUT output | 0.52 | 0.59 | 0.69 | 0.84 | ns |

Table 28: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|--------|--------|--------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Clock to Outs from Pipeline Register Clock to Output Pins | | | | | | |
| T _{DSPCKO_P_MREG} | CLK MREG to P output | 1.68 | 1.93 | 2.31 | 2.73 | ns |
| T _{DSPCKO_CARRYCASCOU_MREG} | CLK MREG to CARRYCASCOU output | 1.92 | 2.21 | 2.64 | 3.12 | ns |
| T _{DSPCKO_P_ADREG_MULT} | CLK ADREG to P output using multiplier | 2.72 | 3.10 | 3.69 | 4.60 | ns |
| T _{DSPCKO_CARRYCASCOU_ADREG_MULT} | CLK ADREG to CARRYCASCOU output using multiplier | 2.96 | 3.38 | 4.02 | 4.99 | ns |
| Clock to Outs from Input Register Clock to Output Pins | | | | | | |
| T _{DSPCKO_P_AREG_MULT} | CLK AREG to P output using multiplier | 3.94 | 4.51 | 5.37 | 6.84 | ns |
| T _{DSPCKO_P_BREG} | CLK BREG to P output not using multiplier | 1.64 | 1.87 | 2.22 | 2.65 | ns |
| T _{DSPCKO_P_CREG} | CLK CREG to P output not using multiplier | 1.69 | 1.93 | 2.30 | 2.81 | ns |
| T _{DSPCKO_P_DREG_MULT} | CLK DREG to P output using multiplier | 3.91 | 4.48 | 5.32 | 6.77 | ns |
| Clock to Outs from Input Register Clock to Cascading Output Pins | | | | | | |
| T _{DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}} | CLK (ACOUT, BCOUT) to {A,B} register output | 0.64 | 0.73 | 0.87 | 1.02 | ns |
| T _{DSPCKO_CARRYCASCOU_{AREG, BREG}_MULT} | CLK (AREG, BREG) to CARRYCASCOU output using multiplier | 4.19 | 4.79 | 5.70 | 7.24 | ns |
| T _{DSPCKO_CARRYCASCOU_BREG} | CLK BREG to CARRYCASCOU output not using multiplier | 1.88 | 2.15 | 2.55 | 3.04 | ns |
| T _{DSPCKO_CARRYCASCOU_DREG_MULT} | CLK DREG to CARRYCASCOU output using multiplier | 4.16 | 4.76 | 5.65 | 7.17 | ns |
| T _{DSPCKO_CARRYCASCOU_CREG} | CLK CREG to CARRYCASCOU output | 1.94 | 2.21 | 2.63 | 3.20 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | With all registers used | 628.93 | 550.66 | 464.25 | 363.77 | MHz |
| F _{MAX_PATDET} | With pattern detector | 531.63 | 465.77 | 392.93 | 310.08 | MHz |
| F _{MAX_MULT_NOMREG} | Two register multiply without MREG | 349.28 | 305.62 | 257.47 | 210.44 | MHz |
| F _{MAX_MULT_NOMREG_PATDET} | Two register multiply without MREG with pattern detect | 317.26 | 277.62 | 233.92 | 191.28 | MHz |
| F _{MAX_PREADD_MULT_NOADREG} | Without ADREG | 397.30 | 346.26 | 290.44 | 223.26 | MHz |
| F _{MAX_PREADD_MULT_NOADREG_PATDET} | Without ADREG with pattern detect | 397.30 | 346.26 | 290.44 | 223.26 | MHz |
| F _{MAX_NOPIPELINEREG} | Without pipeline registers (MREG, ADREG) | 260.01 | 227.01 | 190.69 | 150.13 | MHz |
| F _{MAX_NOPIPELINEREG_PATDET} | Without pipeline registers (MREG, ADREG) with pattern detect | 241.72 | 211.15 | 177.43 | 140.10 | MHz |

Clock Buffers and Networks

Table 29: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BCCCK_CE/T_BCCKC_CE ⁽¹⁾ | CE pins setup/hold | 0.12/0.39 | 0.13/0.40 | 0.16/0.41 | 0.31/0.17 | ns |
| T_BCCCK_S/T_BCCKC_S ⁽¹⁾ | S pins setup/hold | 0.12/0.39 | 0.13/0.40 | 0.16/0.41 | 0.31/0.17 | ns |
| T_BGCKO_O ⁽²⁾ | BUFGCTRL delay from I0/I1 to O | 0.08 | 0.09 | 0.10 | 0.14 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUFG} | Global clock tree (BUFG) | 628.00 | 628.00 | 464.00 | 394.00 | MHz |

Notes:

1. T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T_{BGCKO_O} (BUFG delay from I0 to O) values are the same as T_{BCCKO_O} values.

Table 30: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|--------|--------|--------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BLOCKO_O | Clock to out delay from I to O | 1.11 | 1.26 | 1.54 | 1.56 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUFIO} | I/O clock tree (BUFIO) | 680.00 | 680.00 | 600.00 | 600.00 | MHz |

Table 31: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------------------|---|-------------|--------|--------|--------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BRCKO_O | Clock to out delay from I to O | 0.64 | 0.76 | 0.99 | 1.24 | ns |
| T_BRCKO_O_BYP | Clock to out delay from I to O with Divide Bypass attribute set | 0.34 | 0.39 | 0.52 | 0.72 | ns |
| T_BRDO_O | Propagation delay from CLR to O | 0.81 | 0.85 | 1.09 | 0.96 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX_BUFR} ⁽¹⁾ | Regional clock tree (BUFR) | 420.00 | 375.00 | 315.00 | 315.00 | MHz |

Notes:

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO F_{MAX} frequency.

Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BHCKO_O | BUFH delay from I to O | 0.10 | 0.11 | 0.13 | 0.16 | ns |
| T_BHCKC_CE/T_BHCKC_CE | CE pin setup and hold | 0.19/0.13 | 0.22/0.15 | 0.28/0.21 | 0.35/0.08 | ns |
| Maximum Frequency | | | | | | |
| F_MAX_BUHF | Horizontal clock buffer (BUFH) | 628.00 | 628.00 | 464.00 | 394.00 | MHz |

Table 33: Duty Cycle Distortion and Clock-Tree Skew

| Symbol | Description | Device | Speed Grade | | | | Units |
|-------------|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| T_DCD_CLK | Global clock tree duty-cycle distortion ⁽¹⁾ | All | 0.20 | 0.20 | 0.20 | 0.25 | ns |
| T_CKSKEW | Global clock tree skew ⁽²⁾ | XC7A100T | 0.27 | 0.33 | 0.36 | 0.48 | ns |
| | | XC7A200T | 0.40 | 0.48 | 0.54 | 0.69 | ns |
| T_DCD_BUFIO | I/O clock tree duty cycle distortion | All | 0.14 | 0.14 | 0.14 | 0.14 | ns |
| T_BUFIOSKEW | I/O clock tree skew across one clock region | All | 0.03 | 0.03 | 0.03 | 0.03 | ns |
| T_DCD_BUFR | Regional clock tree duty cycle distortion | All | 0.18 | 0.18 | 0.18 | 0.18 | ns |

Notes:

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T_CKSKEW value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

MMCM Switching Characteristics

Table 34: MMCM Specification

| Symbol | Description | Speed Grade | | | | Units |
|------------------|---|---|---------|---------|---------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| MMCM_F_INMAX | Maximum input clock frequency | 800.00 | 800.00 | 800.00 | 800.00 | MHz |
| MMCM_F_INMIN | Minimum input clock frequency | 10.00 | 10.00 | 10.00 | 10.00 | MHz |
| MMCM_F_INJITTER | Maximum input clock period jitter | < 20% of clock input period or 1 ns Max | | | | |
| MMCM_F_INDUTY | Allowable input duty cycle: 10—49 MHz | 25 | 25 | 25 | 25 | % |
| | Allowable input duty cycle: 50—199 MHz | 30 | 30 | 30 | 30 | % |
| | Allowable input duty cycle: 200—399 MHz | 35 | 35 | 35 | 35 | % |
| | Allowable input duty cycle: 400—499 MHz | 40 | 40 | 40 | 40 | % |
| | Allowable input duty cycle: >500 MHz | 45 | 45 | 45 | 45 | % |
| MMCM_F_MIN_PSCLK | Minimum dynamic phase-shift clock frequency | 0.01 | 0.01 | 0.01 | 0.01 | MHz |
| MMCM_F_MAX_PSCLK | Maximum dynamic phase-shift clock frequency | 550.00 | 500.00 | 450.00 | 450.00 | MHz |
| MMCM_F_VCOMIN | Minimum MMCM VCO frequency | 600.00 | 600.00 | 600.00 | 600.00 | MHz |
| MMCM_F_VCOMAX | Maximum MMCM VCO frequency | 1600.00 | 1440.00 | 1200.00 | 1200.00 | MHz |

Table 34: MMCM Specification (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|---|-----------|-----------|-----------|----------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| MMCM_F_BANDWIDTH | Low MMCM bandwidth at typical ⁽¹⁾ | 1.00 | 1.00 | 1.00 | 1.00 | MHz |
| | High MMCM bandwidth at typical ⁽¹⁾ | 4.00 | 4.00 | 4.00 | 4.00 | MHz |
| MMCM_T_STATPHAOFFSET | Static phase offset of the MMCM outputs ⁽²⁾ | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| MMCM_T_OUTJITTER | MMCM output jitter | Note 3 | | | | |
| MMCM_T_OUTDUTY | MMCM output clock duty-cycle precision ⁽⁴⁾ | 0.20 | 0.20 | 0.20 | 0.25 | ns |
| MMCM_T_LOCKMAX | MMCM maximum lock time | 100.00 | 100.00 | 100.00 | 100.00 | μs |
| MMCM_F_OUTMAX | MMCM maximum output frequency | 800.00 | 800.00 | 800.00 | 800.00 | MHz |
| MMCM_F_OUTMIN | MMCM minimum output frequency ⁽⁵⁾⁽⁶⁾ | 4.69 | 4.69 | 4.69 | 4.69 | MHz |
| MMCM_T_EXTFDVAR | External clock feedback variation | < 20% of clock input period or 1 ns Max | | | | |
| MMCM_RST_MINPULSE | Minimum reset pulse width | 5.00 | 5.00 | 5.00 | 5.00 | ns |
| MMCM_F_PFDMAX | Maximum frequency at the phase frequency detector | 550.00 | 500.00 | 450.00 | 450.00 | MHz |
| MMCM_F_PFDMIN | Minimum frequency at the phase frequency detector | 10.00 | 10.00 | 10.00 | 10.00 | MHz |
| MMCM_T_FBDelay | Maximum delay in the feedback path | 3 ns Max or one CLKIN cycle | | | | |
| MMCM Switching Characteristics Setup and Hold | | | | | | |
| T_MMCM_DCK_PSEN/ T_MMCM_CKD_PSEN | Setup and hold of phase-shift enable | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | ns |
| T_MMCM_DCK_PSINCDEC/ T_MMCM_CKD_PSINCDEC | Setup and hold of phase-shift increment/decrement | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | 1.04/0.00 | ns |
| T_MMCM_CKO_PSDONE | Phase shift clock-to-out of PSDONE | 0.59 | 0.68 | 0.81 | 0.78 | ns |
| Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK | | | | | | |
| T_MMCM_DCK_DADDR/ T_MMCM_CKD_DADDR | DADDR setup/hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |
| T_MMCM_DCK_DI/ T_MMCM_CKD_DI | DI setup/hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |
| T_MMCM_DCK_DEN/ T_MMCM_CKD_DEN | DEN setup/hold | 1.76/0.00 | 1.97/0.00 | 2.29/0.00 | 2.40/0.00 | ns, Min |
| T_MMCM_DCK_DWE/ T_MMCM_CKD_DWE | DWE setup/hold | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |
| T_MMCM_CKO_DRDY | CLK to out of DRDY | 0.65 | 0.72 | 0.99 | 0.70 | ns, Max |
| F_DCK | DCLK frequency | 200.00 | 200.00 | 200.00 | 100.00 | MHz, Max |

Notes:

- The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- The static offset is measured between any MMCM outputs with identical phase.
- Values for this parameter are available in the Clocking Wizard.
See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
- Includes global clock buffer.
- Calculated as $F_{VCO}/128$ assuming output duty cycle is 50%.
- When CLKOUT4_CASCADE = TRUE, MMCM_F_OUTMIN is 0.036 MHz.

Table 39: Clock-Capable Clock Input to Output Delay With PLL

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL. | | | | | | | |
| TICKOFPPLLCC | Clock-capable clock input and OUTFF <i>with</i> PLL | XC7A100T | 0.70 | 0.70 | 0.70 | 1.41 | ns |
| | | XC7A200T | 0.69 | 0.69 | 0.69 | 1.47 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 40: Pin-to-Pin, Clock-to-Out using BUFI0

| Symbol | Description | Speed Grade | | | | Units |
|--|---------------------------|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFI0. | | | | | | |
| TICKOFC0 | Clock to out of I/O clock | 5.01 | 5.61 | 6.64 | 7.34 | ns |

Table 44: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

| Symbol | Description | Speed Grade | | | | Units |
|--|-----------------------------|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard. | | | | | | |
| T _{PSCS} /T _{PHCS} | Setup and hold of I/O clock | -0.38/1.31 | -0.38/1.46 | -0.38/1.76 | -0.16/1.89 | ns |

Table 45: Sample Window

| Symbol | Description | Speed Grade | | | | Units |
|-------------------------|--|-------------|--------|------|------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T _{SAMP} | Sampling error at receiver pins ⁽¹⁾ | 0.59 | 0.64 | 0.70 | 0.70 | ns |
| T _{SAMP_BUFI0} | Sampling error at receiver pins using BUFIO ⁽²⁾ | 0.35 | 0.40 | 0.46 | 0.46 | ns |

Notes:

1. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
 - CLKO MMCM jitter
 - MMCM accuracy (phase offset)
 - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

Additional Package Parameter Guidelines

The parameters in this section provide the necessary values for calculating timing budgets for Artix-7 FPGA clock transmitter and receiver data-valid windows.

Table 46: Package Skew

| Symbol | Description | Device | Package | Value | Units |
|----------------------|-----------------------------|----------|---------|-------|-------|
| T _{PKGSKEW} | Package skew ⁽¹⁾ | XC7A100T | CSG324 | 113 | ps |
| | | | FTG256 | 120 | ps |
| | | | FGG484 | 144 | ps |
| | | | FGG676 | 153 | ps |
| | | XC7A200T | SBG484 | 111 | ps |
| | | | FBG484 | 109 | ps |
| | | | FBG676 | 121 | ps |
| | | | FFG1156 | 151 | ps |

Notes:

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|--------------------|---|-----|-----|------|-------|
| V _{IDIFF} | Differential peak-to-peak input voltage | 350 | — | 2000 | mV |
| R _{IN} | Differential input resistance | — | 100 | — | Ω |
| C _{EXT} | Required external AC coupling capacitor | — | 100 | — | nF |

GTP Transceiver Switching Characteristics

Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further information.

Table 49: GTP Transceiver Performance

| Symbol | Description | Output Divider | Speed Grade | | | | | | | | Units | |
|---------------------------|-------------------------------------|----------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|--|
| | | | 1.0V | | | | 0.9V | | | | | |
| | | | -3 | | -2/-2L | | -1 | | -2L | | | |
| | | | Package Type | | | | | | | | | |
| | | | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | | |
| F _{GTPMAX} | Maximum GTP transceiver data rate | | 6.6 | 5.4 | 6.6 | 5.4 | 3.75 | 3.75 | 3.75 | 3.75 | Gb/s | |
| F _{GTPMIN} | Minimum GTP transceiver data rate | | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | Gb/s | |
| F _{GTPRANGE} | PLL line rate range | 1 | 3.2–6.6 | | 3.2–6.6 | | 3.2–3.75 | | 3.2–3.75 | | Gb/s | |
| | | 2 | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.2 | | 1.6–3.2 | | Gb/s | |
| | | 4 | 0.8–1.65 | | 0.8–1.65 | | 0.8–1.6 | | 0.8–1.6 | | Gb/s | |
| | | 8 | 0.5–0.825 | | 0.5–0.825 | | 0.5–0.8 | | 0.5–0.8 | | Gb/s | |
| F _{GTPPLL RANGE} | GTP transceiver PLL frequency range | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | GHz | |

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units | |
|------------------------|-----------------------------|-------------|--------|------|-----|-------|--|
| | | 1.0V | | 0.9V | | | |
| | | -3 | -2/-2L | -1 | -2L | | |
| F _{GTPDRPCLK} | GTPDRPCLK maximum frequency | 175 | 175 | 156 | 125 | MHz | |

Table 51: GTP Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---------------------------------|----------------------|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F _{GCLK} | Reference clock frequency range | | 60 | — | 660 | MHz |
| T _{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T _{FCLK} | Reference clock fall time | 20% – 80% | — | 200 | — | ps |
| T _{DCREF} | Reference clock duty cycle | Transceiver PLL only | 40 | — | 60 | % |

Table 54: GTP Transceiver Transmitter Switching Characteristics

| Symbol | Description | Condition | Min | Typ | Max | Units |
|------------------------|--|--------------------------|-------|-----|--------------|-------|
| F_{GTPTX} | Serial data rate range | | 0.500 | — | F_{GTPMAX} | Gb/s |
| T_{RTX} | TX rise time | 20%–80% | — | 50 | — | ps |
| T_{FTX} | TX fall time | 20%–80% | — | 50 | — | ps |
| T_{LLSKEW} | TX lane-to-lane skew ⁽¹⁾ | | — | — | 500 | ps |
| $V_{TXOOBVDPDPP}$ | Electrical idle amplitude | | — | — | 20 | mV |
| $T_{TXOOBTTRANSITION}$ | Electrical idle transition time | | — | — | 140 | ns |
| $TJ_{6.6}$ | Total Jitter ⁽²⁾⁽³⁾ | 6.6 Gb/s | — | — | 0.30 | UI |
| $DJ_{6.6}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.15 | UI |
| $TJ_{5.0}$ | Total Jitter ⁽²⁾⁽³⁾ | 5.0 Gb/s | — | — | 0.30 | UI |
| $DJ_{5.0}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.15 | UI |
| $TJ_{4.25}$ | Total Jitter ⁽²⁾⁽³⁾ | 4.25 Gb/s | — | — | 0.30 | UI |
| $DJ_{4.25}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.15 | UI |
| $TJ_{3.75}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.75 Gb/s | — | — | 0.30 | UI |
| $DJ_{3.75}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.15 | UI |
| $TJ_{3.2}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.20 Gb/s ⁽⁴⁾ | — | — | 0.2 | UI |
| $DJ_{3.2}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.1 | UI |
| $TJ_{3.2L}$ | Total Jitter ⁽²⁾⁽³⁾ | 3.20 Gb/s ⁽⁵⁾ | — | — | 0.32 | UI |
| $DJ_{3.2L}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.16 | UI |
| $TJ_{2.5}$ | Total Jitter ⁽²⁾⁽³⁾ | 2.5 Gb/s ⁽⁶⁾ | — | — | 0.20 | UI |
| $DJ_{2.5}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.08 | UI |
| $TJ_{1.25}$ | Total Jitter ⁽²⁾⁽³⁾ | 1.25 Gb/s ⁽⁷⁾ | — | — | 0.15 | UI |
| $DJ_{1.25}$ | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.06 | UI |
| TJ_{500} | Total Jitter ⁽²⁾⁽³⁾ | 500 Mb/s | — | — | 0.1 | UI |
| DJ_{500} | Deterministic Jitter ⁽²⁾⁽³⁾ | | — | — | 0.03 | UI |

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
2. Using PLL[0/1]_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of $1e^{-12}$.
4. PLL frequency at 3.2 GHz and TXOUT_DIV = 2.
5. PLL frequency at 1.6 GHz and TXOUT_DIV = 1.
6. PLL frequency at 2.5 GHz and TXOUT_DIV = 2.
7. PLL frequency at 2.5 GHz and TXOUT_DIV = 4.

Table 55: GTP Transceiver Receiver Switching Characteristics

| Symbol | Description | | Min | Typ | Max | Units |
|--|---|----------------------------|-------|-----|---------------------|-------|
| F _{GTPRX} | Serial data rate | RX oversampler not enabled | 0.500 | — | F _{GTPMAX} | Gb/s |
| T _{RXELECIDLE} | Time for RXELECIDLE to respond to loss or restoration of data | | — | 10 | — | ns |
| RX _{OOBVDPP} | OOB detect threshold peak-to-peak | | 60 | — | 150 | mV |
| RX _{SST} | Receiver spread-spectrum tracking ⁽¹⁾ | Modulated @ 33 KHz | -5000 | — | 5000 | ppm |
| RX _{RL} | Run length (CID) | | — | — | 512 | UI |
| RX _{PPMTOL} | Data/REFCLK PPM offset tolerance | | -1250 | — | 1250 | ppm |
| SJ Jitter Tolerance⁽²⁾ | | | | | | |
| JT_SJ _{6.6} | Sinusoidal Jitter ⁽³⁾ | 6.6 Gb/s | 0.44 | — | — | UI |
| JT_SJ _{5.0} | Sinusoidal Jitter ⁽³⁾ | 5.0 Gb/s | 0.44 | — | — | UI |
| JT_SJ _{4.25} | Sinusoidal Jitter ⁽³⁾ | 4.25 Gb/s | 0.44 | — | — | UI |
| JT_SJ _{3.75} | Sinusoidal Jitter ⁽³⁾ | 3.75 Gb/s | 0.44 | — | — | UI |
| JT_SJ _{3.2} | Sinusoidal Jitter ⁽³⁾ | 3.2 Gb/s ⁽⁴⁾ | 0.45 | — | — | UI |
| JT_SJ _{3.2L} | Sinusoidal Jitter ⁽³⁾ | 3.2 Gb/s ⁽⁵⁾ | 0.45 | — | — | UI |
| JT_SJ _{2.5} | Sinusoidal Jitter ⁽³⁾ | 2.5 Gb/s ⁽⁶⁾ | 0.5 | — | — | UI |
| JT_SJ _{1.25} | Sinusoidal Jitter ⁽³⁾ | 1.25 Gb/s ⁽⁷⁾ | 0.5 | — | — | UI |
| JT_SJ ₅₀₀ | Sinusoidal Jitter ⁽³⁾ | 500 Mb/s | 0.4 | — | — | UI |
| SJ Jitter Tolerance with Stressed Eye⁽²⁾ | | | | | | |
| JT_TJSE _{3.2} | Total Jitter with Stressed Eye ⁽⁸⁾ | 3.2 Gb/s | 0.70 | — | — | UI |
| JT_TJSE _{6.6} | | 6.6 Gb/s | 0.70 | — | — | UI |
| JT_SJSE _{3.2} | Sinusoidal Jitter with Stressed Eye ⁽⁸⁾ | 3.2 Gb/s | 0.1 | — | — | UI |
| JT_SJSE _{6.6} | | 6.6 Gb/s | 0.1 | — | — | UI |

Notes:

1. Using RXOUT_DIV = 1, 2, and 4.
2. All jitter values are based on a bit error ratio of $1e^{-12}$.
3. The frequency of the injected sinusoidal jitter is 10 MHz.
4. PLL frequency at 3.2 GHz and RXOUT_DIV = 2.
5. PLL frequency at 1.6 GHz and RXOUT_DIV = 1.
6. PLL frequency at 2.5 GHz and RXOUT_DIV = 2.
7. PLL frequency at 2.5 GHz and RXOUT_DIV = 4.
8. Composite jitter.

Table 63: Configuration Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|------------|------------|------------|----------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Internal Configuration Access Port | | | | | | |
| F _{ICAPCK} | Internal configuration access port (ICAPE2) clock frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| Master/Slave Serial Mode Programming Switching | | | | | | |
| T _{DCCCK/T_{CCKD}} | DIN setup/hold | 4.00/0.00 | 4.00/0.00 | 4.00/0.00 | 5.00/0.00 | ns, Min |
| T _{CCO} | DOUT clock to out | 8.00 | 8.00 | 8.00 | 9.00 | ns, Max |
| SelectMAP Mode Programming Switching | | | | | | |
| T _{SMDCCK/T_{SMCKD}} | D[31:00] setup/hold | 4.00/0.00 | 4.00/0.00 | 4.00/0.00 | 4.50/0.00 | ns, Min |
| T _{SMCSCK/T_{SMCKCS}} | CSI_B setup/hold | 4.00/0.00 | 4.00/0.00 | 4.00/0.00 | 5.00/0.00 | ns, Min |
| T _{SMWCCK/T_{SMCKW}} | RDWR_B setup/hold | 10.00/0.00 | 10.00/0.00 | 10.00/0.00 | 12.00/0.00 | ns, Min |
| T _{SMCKCSO} | CSO_B clock to out (330 Ω pull-up resistor required) | 7.00 | 7.00 | 7.00 | 8.00 | ns, Max |
| T _{SMCO} | D[31:00] clock to out in readback | 8.00 | 8.00 | 8.00 | 10.00 | ns, Max |
| F _{RBCCK} | Readback frequency | 100.00 | 100.00 | 100.00 | 70.00 | MHz, Max |
| Boundary-Scan Port Timing Specifications | | | | | | |
| T _{TAPTCK/T_{TCKTAP}} | TMS and TDI setup/hold | 3.00/2.00 | 3.00/2.00 | 3.00/2.00 | 3.00/2.00 | ns, Min |
| T _{TCKTDO} | TCK falling edge to TDO output | 7.00 | 7.00 | 7.00 | 8.50 | ns, Max |
| F _{TCK} | TCK frequency | 66.00 | 66.00 | 66.00 | 50.00 | MHz, Max |
| BPI Flash Master Mode Programming Switching | | | | | | |
| T _{BPICCO⁽²⁾} | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out | 8.50 | 8.50 | 8.50 | 10.00 | ns, Max |
| T _{BPIDCC/T_{BPICCD}} | D[15:00] setup/hold | 4.00/0.00 | 4.00/0.00 | 4.00/0.00 | 4.50/0.00 | ns, Min |
| SPI Flash Master Mode Programming Switching | | | | | | |
| T _{SPIDCC/T_{SPICCD}} | D[03:00] setup/hold | 3.00/0.00 | 3.00/0.00 | 3.00/0.00 | 3.00/0.00 | ns, Min |
| T _{SPICCM} | MOSI clock to out | 8.00 | 8.00 | 8.00 | 9.00 | ns, Max |
| T _{SPICCFC} | FCS_B clock to out | 8.00 | 8.00 | 8.00 | 9.00 | ns, Max |

Notes:

1. To support longer delays in configuration, use the design solutions described in [UG470: 7 Series FPGA Configuration User Guide](#).
2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

eFUSE Programming Conditions

Table 64 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 64: eFUSE Programming Conditions⁽¹⁾

| Symbol | Description | Min | Typ | Max | Units |
|-----------------|-----------------------------------|-----|-----|-----|-------|
| I _{FS} | V _{CCAUX} supply current | – | – | 115 | mA |
| t _j | Temperature range | 15 | – | 125 | °C |

Notes:

1. The FPGA must not be configured during eFUSE programming.

Revision History

The following table shows the revision history for this document:

| Date | Version | Description |
|----------|---------|--|
| 09/26/11 | 1.0 | Initial Xilinx release. |
| 11/07/11 | 1.1 | Revised the V_{OCM} specification in Table 11 . Updated the AC Switching Characteristics based upon the ISE 13.3 software v1.02 speed specification throughout document including Table 12 and Table 13 . Added $MMCM_T_{FBDELAY}$ while adding $MMCM_$ to the symbol names of a few specifications in Table 34 and PLL to the symbol names in Table 35 . In Table 36 through Table 43 , updated the pin-to-pin description with the SSTL15 standard. Updated units in Table 46 . |
| 02/13/12 | 1.2 | Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the AC Switching Characteristics based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade. Updated summary description on page 1 . In Table 2 , revised V_{CCO} for the 3.3V HR I/O banks and updated T_j . Updated the notes in Table 5 . Added MGTAVCC and MGTAVTT power supply ramp times to Table 7 . Rearranged Table 8 , added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added Table 9 and Table 10 . Revised the specifications in Table 11 . Revised V_{IN} in Table 47 . Updated the eFUSE Programming Conditions section and removed the endurance table. Added the table . Revised F_{TXIN} and F_{RXIN} in Table 53 . Revised I_{CCADC} and updated Note 1 in Table 62 . Revised DDR LVDS transmitter data width in Table 14 . Removed notes from Table 24 as they are no longer applicable. Updated specifications in Table 63 . Updated Note 1 in Table 33 . |
| 06/01/12 | 1.3 | Reorganized entire data sheet including adding Table 40 and Table 44 . Updated T_{SOL} in Table 1 . Updated I_{BATT} and added R_{IN_TERM} to Table 3 . Updated Power-On/Off Power Supply Sequencing section with regards to GTP transceivers. In Table 8 , updated many parameters including SSTL135 and SSTL135_R. Removed V_{OX} column and added DIFF_HSUL_12 to Table 10 . Updated V_{OL} in Table 11 . Updated Table 14 and removed notes 2 and 3. Updated Table 15 . Updated the AC Switching Characteristics based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document. In Table 27 , updated Reset Delays section including Note 10 and Note 11 . In Table 53 , replaced F_{TXOUT} with F_{GLK} . Updated many of the XADC specifications in Table 62 and added Note 2 . Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from Table 63 to Table 34 and Table 35 . |