



Welcome to [E-XFL.COM](http://E-XFL.COM)

### **Understanding Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Active
Number of LABs/CLBs	16825
Number of Logic Elements/Cells	215360
Total RAM Bits	13455360
Number of I/O	285
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	484-BBGA, FCBGA
Supplier Device Package	484-FCBGA (23x23)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7a200t-l1fbg484i">https://www.e-xfl.com/product-detail/xilinx/xc7a200t-l1fbg484i</a>

**Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)**

Symbol	Description	Min	Max	Units
<b>Temperature</b>				
T <sub>STG</sub>	Storage temperature (ambient)	-65	150	°C
T <sub>SOL</sub>	Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>	-	+220	°C
	Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup>	-	+260	°C
T <sub>j</sub>	Maximum junction temperature <sup>(6)</sup>	-	+125	°C

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

**Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>**

Symbol	Description	Min	Typ	Max	Units
<b>FPGA Logic</b>					
V <sub>CCINT</sub>	Internal supply voltage	0.95	1.00	1.05	V
	For -2L (0.9V) devices: internal supply voltage	0.87	0.90	0.93	V
V <sub>CCAUX</sub>	Auxiliary supply voltage	1.71	1.80	1.89	V
V <sub>CCBRAM</sub>	Block RAM supply voltage	0.95	1.00	1.05	V
V <sub>CCO</sub> <sup>(3)(4)</sup>	Supply voltage for 3.3V HR I/O banks	1.14	-	3.465	V
V <sub>IN</sub> <sup>(5)</sup>	I/O input voltage	-0.20	-	V <sub>CCO</sub> + 0.20	V
	I/O input voltage for V <sub>REF</sub> and differential I/O standards	-0.20	-	2.625	V
I <sub>IN</sub> <sup>(6)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	-	10	mA
V <sub>CCBATT</sub> <sup>(7)</sup>	Battery voltage	1.0	-	1.89	V
<b>GTP Transceiver</b>					
V <sub>MGTAVCC</sub> <sup>(8)(9)</sup>	Analog supply voltage for the GTP transmitter and receiver circuits	0.97	1.0	1.03	V
V <sub>MGTAVTT</sub> <sup>(8)(9)</sup>	Analog supply voltage for the GTP transmitter and receiver termination circuits	1.17	1.2	1.23	V
<b>XADC</b>					
V <sub>CCADC</sub>	XADC supply relative to GNDADC	1.71	1.80	1.89	V
V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V

**Table 6** shows the minimum current, in addition to  $I_{CCQ}$ , that is required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in **Table 5** and **Table 6** are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

**Table 6: Power-On Current for Artix-7 Devices<sup>(1)</sup>**

Device	$I_{CCINTMIN}$	$I_{CCAUXMIN}$	$I_{CCOMIN}$	$I_{CCBRAMMIN}$	Units
	Typ <sup>(2)</sup>	Typ <sup>(2)</sup>	Typ <sup>(2)</sup>	Typ <sup>(2)</sup>	
XC7A100T	$I_{CCINTQ} + 170$	$I_{CCAUXQ} + 40$	$I_{CCOQ} + 40$ mA per bank	$I_{CCBRAMQ} + 60$	mA
XC7A200T	$I_{CCINTQ} + 340$	$I_{CCAUXQ} + 50$	$I_{CCOQ} + 40$ mA per bank	$I_{CCBRAMQ} + 80$	mA

**Notes:**

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.
2. Typical values are specified at nominal voltage, 25°C.

**Table 7: Power Supply Ramp Time**

Symbol	Description	Conditions	Min	Max	Units
$T_{VCCINT}$	Ramp time from GND to 90% of $V_{CCINT}$		0.2	50	ms
$T_{VCCO}$	Ramp time from GND to 90% of $V_{CCO}$		0.2	50	ms
$T_{VCCAUX}$	Ramp time from GND to 90% of $V_{CCAUX}$		0.2	50	ms
$T_{VCCBRAM}$	Ramp time from GND to 90% of $V_{CCBRAM}$		0.2	50	ms
$T_{VCCO2VCCAUX}$	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625V$	$T_J = 100^{\circ}\text{C}^{(1)}$	—	500	ms
		$T_J = 85^{\circ}\text{C}^{(1)}$	—	800	
$T_{MGTAVCC}$	Ramp time from GND to 90% of $V_{MGTAVCC}$		0.2	50	ms
$T_{MGTAVTT}$	Ramp time from GND to 90% of $V_{MGTAVTT}$		0.2	50	ms

**Notes:**

1. Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with worst case  $V_{CCO}$  of 3.465V.

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels<sup>(1)(2)</sup>

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	$V$ , Min	$V$ , Max	$V$ , Min	$V$ , Max	$V$ , Max	$V$ , Min	mA, Max	mA, Min
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.00	-8.00
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.00	-8.00
HSTL_II	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16.00	-16.00
HSTL_II_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16.00	-16.00
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% $V_{CCO}$	80% $V_{CCO}$	0.10	-0.10
LVCMOS12	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 3	Note 3
LVCMOS15	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	25% $V_{CCO}$	75% $V_{CCO}$	Note 4	Note 4
LVCMOS18	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVCMOS25	-0.300	0.7	1.700	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVCMOS33	-0.300	0.8	2.000	3.450	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVTTL	-0.300	0.8	2.000	3.450	0.400	2.400	Note 5	Note 5
MOBILE_DDR	-0.300	20% $V_{CCO}$	80% $V_{CCO}$	$V_{CCO} + 0.300$	10% $V_{CCO}$	90% $V_{CCO}$	0.10	-0.10
PCI33_3	-0.500	30% $V_{CCO}$	50% $V_{CCO}$	$V_{CCO} + 0.500$	10% $V_{CCO}$	90% $V_{CCO}$	1.50	-0.50
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	13.00	-13.00
SSTL135_R	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.90	-8.90
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	13.00	-13.00
SSTL15_R	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	8.90	-8.90
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	8.00	-8.00
SSTL18_II	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.600$	$V_{CCO}/2 + 0.600$	13.40	-13.40

**Notes:**

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.
- For detailed interface specific DC voltage levels, see [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 12](#) correlates the current status of each Artix-7 device on a per speed grade basis.

[Table 12: Artix-7 Device Speed Grade Designations](#)

Device	Speed Grade Designations		
	Advance	Preliminary	Production
XC7A100T	-2L (0.9V)		-3, -2, -2L (1.0V), -1
XC7A200T	-2L (0.9V)		-3, -2, -2L (1.0V), -1

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 13](#) lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

[Table 13: Artix-7 Device Production Software and Speed Specification Release](#)

Device	Speed Grade			
	1.0V			0.9V
	-3	-2/-2L	-1	-2L
XC7A100T	ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07			
XC7A200T	ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07			

**Notes:**

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 9](#).

**Table 14: Networking Applications Interface Performances**

Description	Speed Grade				Units	
	1.0V		0.9V			
	-3	-2/-2L	-1	-2L		
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	680	680	600	600	Mb/s	
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	1250	1250	950	950	Mb/s	
SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>	680	680	600	600	Mb/s	
DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>	1250	1250	950	950	Mb/s	

**Notes:**

- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

**Table 15: Maximum Physical Interface (PHY) Rate for Memory Interfaces<sup>(1)(2)</sup>**

Memory Standard	Speed Grade				Units	
	1.0V		0.9V			
	-3	-2/-2L	-1	-2L		
<b>4:1 Memory Controllers</b>						
DDR3	1066	800	800	800	Mb/s	
DDR3L	800	800	667	667	Mb/s	
DDR2	800	800	667	667	Mb/s	
LPDDR2	667	667	533	533	Mb/s	
<b>2:1 Memory Controllers</b>						
DDR3	800	700	620	620	Mb/s	
DDR3L	800	700	620	620	Mb/s	
DDR2	800	700	620	620	Mb/s	

**Notes:**

- $V_{REF}$  tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
- When using the internal  $V_{REF}$  the maximum data rate is 800 Mb/s (400 MHz).

## IOB Pad Input/Output/3-State

Table 16 summarizes the values of standard-specific data input delay adjustments, output delays terminating at pads (based on standard) and 3-state delays.

- $T_{IOP}$  is described as the delay from IOB pad through the input buffer to the I-pin of an IOB pad. The delay varies depending on the capability of the SelectIO input buffer.
- $T_{IOOP}$  is described as the delay from the O pin to the IOB pad through the output buffer of an IOB pad. The delay varies depending on the capability of the SelectIO output buffer.
- $T_{IOTP}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is disabled. The delay varies depending on the SelectIO capability of the output buffer. In HR I/O banks, the IN\_TERM termination turn-on time is always faster than  $T_{IOTP}$  when the INTERMDISABLE pin is used.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics

I/O Standard	$T_{IOP}$				$T_{IOOP}$				$T_{IOTP}$				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVTTL_S4	1.26	1.34	1.41	1.58	3.80	3.93	4.18	4.41	4.37	4.59	5.01	5.06	ns	
LVTTL_S8	1.26	1.34	1.41	1.58	3.54	3.66	3.92	4.15	4.11	4.32	4.75	4.80	ns	
LVTTL_S12	1.26	1.34	1.41	1.58	3.52	3.65	3.90	4.13	4.09	4.31	4.73	4.78	ns	
LVTTL_S16	1.26	1.34	1.41	1.58	3.07	3.19	3.45	3.68	3.64	3.85	4.28	4.33	ns	
LVTTL_S24	1.26	1.34	1.41	1.58	3.29	3.41	3.67	3.90	3.86	4.07	4.50	4.55	ns	
LVTTL_F4	1.26	1.34	1.41	1.58	3.26	3.38	3.64	3.86	3.83	4.04	4.46	4.51	ns	
LVTTL_F8	1.26	1.34	1.41	1.58	2.74	2.87	3.12	3.35	3.31	3.52	3.95	4.00	ns	
LVTTL_F12	1.26	1.34	1.41	1.58	2.73	2.85	3.10	3.33	3.29	3.51	3.93	3.98	ns	
LVTTL_F16	1.26	1.34	1.41	1.58	2.55	2.68	2.93	3.16	3.12	3.34	3.76	3.81	ns	
LVTTL_F24	1.26	1.34	1.41	1.58	2.52	2.65	2.90	3.22	3.09	3.31	3.73	3.87	ns	
LVDS_25	0.73	0.81	0.88	0.90	1.29	1.41	1.67	1.86	1.86	2.07	2.49	2.51	ns	
MINI_LVDS_25	0.73	0.81	0.88	0.90	1.27	1.40	1.65	1.88	1.84	2.06	2.48	2.53	ns	
BLVDS_25	0.73	0.81	0.88	0.90	1.84	1.96	2.21	2.44	2.40	2.62	3.04	3.09	ns	
RSDS_25 (point to point)	0.73	0.81	0.88	0.90	1.27	1.40	1.65	1.88	1.84	2.06	2.48	2.53	ns	
PPDS_25	0.73	0.81	0.88	0.90	1.29	1.41	1.67	1.88	1.86	2.07	2.49	2.53	ns	
TMDS_33	0.73	0.81	0.88	0.90	1.41	1.54	1.79	1.99	1.98	2.20	2.62	2.64	ns	
PCI33_3	1.24	1.32	1.39	1.57	3.10	3.22	3.48	3.71	3.67	3.88	4.31	4.36	ns	
HSUL_12	0.67	0.75	0.82	0.87	1.80	1.93	2.18	2.41	2.37	2.59	3.01	3.06	ns	
DIFF_HSUL_12	0.68	0.76	0.83	0.88	1.80	1.93	2.18	2.21	2.37	2.59	3.01	2.86	ns	
HSTL_I_S	0.67	0.75	0.82	0.87	1.62	1.74	1.99	2.19	2.19	2.40	2.82	2.84	ns	
HSTL_II_S	0.65	0.73	0.80	0.85	1.41	1.54	1.79	1.99	1.98	2.20	2.62	2.64	ns	
HSTL_I_18_S	0.67	0.75	0.82	0.87	1.29	1.41	1.67	1.86	1.86	2.07	2.49	2.51	ns	
HSTL_II_18_S	0.66	0.75	0.81	0.87	1.41	1.54	1.79	1.97	1.98	2.20	2.62	2.62	ns	
DIFF_HSTL_I_S	0.68	0.76	0.83	0.85	1.59	1.71	1.96	2.13	2.15	2.37	2.79	2.78	ns	
DIFF_HSTL_II_S	0.68	0.76	0.83	0.85	1.51	1.63	1.88	2.07	2.08	2.29	2.71	2.72	ns	
DIFF_HSTL_I_18_S	0.71	0.79	0.86	0.87	1.38	1.51	1.76	1.96	1.95	2.17	2.59	2.61	ns	
DIFF_HSTL_II_18_S	0.70	0.78	0.85	0.87	1.46	1.58	1.84	2.00	2.03	2.24	2.67	2.65	ns	
HSTL_I_F	0.67	0.75	0.82	0.87	1.10	1.22	1.48	1.69	1.67	1.88	2.31	2.34	ns	

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
LVCMOS15_F4	0.77	0.86	0.93	0.98	1.85	1.97	2.23	2.27	2.42	2.63	3.06	2.92	ns	
LVCMOS15_F8	0.77	0.86	0.93	0.98	1.60	1.72	1.98	2.21	2.17	2.38	2.81	2.86	ns	
LVCMOS15_F12	0.77	0.86	0.93	0.98	1.35	1.47	1.73	1.96	1.92	2.13	2.56	2.61	ns	
LVCMOS15_F16	0.77	0.86	0.93	0.98	1.34	1.46	1.71	1.94	1.90	2.12	2.54	2.59	ns	
LVCMOS12_S4	0.87	0.95	1.02	1.08	2.57	2.69	2.95	3.18	3.14	3.35	3.78	3.83	ns	
LVCMOS12_S8	0.87	0.95	1.02	1.08	2.09	2.21	2.46	2.69	2.65	2.87	3.29	3.34	ns	
LVCMOS12_S12	0.87	0.95	1.02	1.08	1.79	1.91	2.17	2.40	2.36	2.57	2.99	3.05	ns	
LVCMOS12_F4	0.87	0.95	1.02	1.08	1.98	2.10	2.35	2.58	2.54	2.76	3.18	3.23	ns	
LVCMOS12_F8	0.87	0.95	1.02	1.08	1.54	1.66	1.92	2.15	2.11	2.32	2.75	2.80	ns	
LVCMOS12_F12	0.87	0.95	1.02	1.08	1.38	1.51	1.76	1.97	1.95	2.16	2.59	2.62	ns	
SSTL135_S	0.67	0.75	0.82	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns	
SSTL15_S	0.60	0.68	0.75	0.80	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns	
SSTL18_I_S	0.67	0.75	0.82	0.87	1.67	1.79	2.04	2.24	2.23	2.45	2.87	2.89	ns	
SSTL18_II_S	0.67	0.75	0.82	0.87	1.31	1.43	1.68	1.91	1.87	2.09	2.51	2.56	ns	
DIFF_SSTL135_S	0.68	0.76	0.83	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns	
DIFF_SSTL15_S	0.68	0.76	0.83	0.87	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns	
DIFF_SSTL18_I_S	0.71	0.79	0.86	0.87	1.68	1.80	2.06	2.24	2.25	2.46	2.89	2.89	ns	
DIFF_SSTL18_II_S	0.71	0.79	0.86	0.87	1.38	1.51	1.76	1.94	1.95	2.17	2.59	2.59	ns	
SSTL135_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
SSTL15_F	0.60	0.68	0.75	0.80	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns	
SSTL18_I_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.72	1.69	1.90	2.32	2.37	ns	
SSTL18_II_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
DIFF_SSTL135_F	0.68	0.76	0.83	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
DIFF_SSTL15_F	0.68	0.76	0.83	0.87	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns	
DIFF_SSTL18_I_F	0.71	0.79	0.86	0.87	1.23	1.35	1.60	1.80	1.79	2.01	2.43	2.45	ns	
DIFF_SSTL18_II_F	0.71	0.79	0.86	0.87	1.21	1.33	1.59	1.79	1.78	1.99	2.42	2.44	ns	

Table 17 specifies the values of T<sub>IOTPHZ</sub> and T<sub>IOIBUFDISABLE</sub>. T<sub>IOTPHZ</sub> is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T<sub>IOIBUFDISABLE</sub> is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than T<sub>IOTPHZ</sub> when the INTERMDISABLE pin is used.

Table 17: IOB 3-state Output Switching Characteristics

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
T <sub>IOTPHZ</sub>	T input to pad high-impedance	2.06	2.19	2.37	2.19	ns	
T <sub>IOIBUFDISABLE</sub>	IBUF turn-on time from IBUFDISABLE to O output	2.11	2.30	2.60	2.30	ns	

## Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold for Control Lines</b>						
T <sub>ISCCCK_BITSILIP</sub> /T <sub>ISCKC_BITSILIP</sub>	BITSLIP pin setup/hold with respect to CLKDIV	0.01/0.14	0.02/0.15	0.02/0.17	0.02/0.21	ns
T <sub>ISCCCK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.45/-0.01	0.50/-0.01	0.72/-0.01	0.35/-0.11	ns
T <sub>ISCCCK_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.10/0.33	-0.10/0.36	-0.10/0.40	-0.17/0.40	ns
<b>Setup/Hold for Data Lines</b>						
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.03/0.19	ns
T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
T <sub>ISDCK_DDLY_DDR</sub> /T <sub>ISCKD_DDLY_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.12/0.12	0.14/0.14	0.17/0.17	0.19/0.19	ns
<b>Sequential Delays</b>						
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.53	0.54	0.66	0.67	ns
<b>Propagation Delays</b>						
T <sub>ISDO_DO</sub>	D input to DO output pin	0.11	0.11	0.13	0.14	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCCCK\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCCCK\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

## Block RAM and FIFO Switching Characteristics

Table 27: Block RAM and FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Block RAM and FIFO Clock-to-Out Delays</b>						
T <sub>RCKO_DO</sub> and T <sub>RCKO_DO_REG</sub> <sup>(1)</sup>	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.85	2.13	2.46	2.87	ns, Max
	Clock CLK to DOUT output (with output register) <sup>(4)(5)</sup>	0.64	0.74	0.89	1.02	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.77	3.04	3.84	5.30	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.73	0.81	0.94	1.11	ns, Max
T <sub>RCKO_DO_CASCOUP</sub> and T <sub>RCKO_DO_CASCOUP_REG</sub>	Clock CLK to DOUT output with cascade (without output register) <sup>(2)</sup>	2.61	2.88	3.30	3.76	ns, Max
	Clock CLK to DOUT output with cascade (with output register) <sup>(4)</sup>	1.16	1.28	1.46	1.56	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.76	0.87	1.05	1.14	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.94	1.02	1.15	1.30	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.78	0.85	0.94	1.10	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.56	2.81	3.55	4.90	ns, Max
	Clock CLK to BITERR (with output register)	0.68	0.76	0.89	1.05	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.75	0.88	1.07	1.15	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.84	0.93	1.08	1.29	ns, Max
<b>Setup and Hold Times Before/After Clock CLK</b>						
T <sub>RCKC_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.45/0.31	0.49/0.33	0.57/0.36	0.77/0.45	ns, Min
T <sub>RDCK_DI_WF_NC</sub> /T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.58/0.60	0.65/0.63	0.74/0.67	0.92/0.76	ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.20/0.29	0.22/0.34	0.25/0.41	0.29/0.38	ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.50/0.43	0.55/0.46	0.63/0.50	0.78/0.54	ns, Min
T <sub>RDCK_DI_ECCW</sub> /T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.93/0.43	1.02/0.46	1.17/0.50	1.38/0.48	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> /T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	1.04/0.56	1.15/0.59	1.32/0.64	1.55/0.77	ns, Min
T <sub>RCKC_INJECTBITERR</sub> /T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.58/0.35	0.64/0.37	0.74/0.40	0.92/0.48	ns, Min
T <sub>RCKC_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM enable (EN) input	0.35/0.20	0.39/0.21	0.45/0.23	0.57/0.26	ns, Min
T <sub>RCKC_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.24/0.15	0.29/0.15	0.36/0.16	0.40/0.19	ns, Min
T <sub>RCKC_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.29/0.07	0.32/0.07	0.35/0.07	0.41/0.07	ns, Min

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T <sub>RCKC_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>	Synchronous RSTRAM input	0.32/0.42	0.34/0.43	0.36/0.46	0.40/0.47	ns, Min
T <sub>RCKC_WEA</sub> /T <sub>RCKC_WEA</sub>	Write enable (WE) input (block RAM only)	0.44/0.18	0.48/0.19	0.54/0.20	0.64/0.23	ns, Min
T <sub>RCKC_WREN</sub> /T <sub>RCKC_WREN</sub>	WREN FIFO inputs	0.46/0.30	0.46/0.35	0.47/0.43	0.77/0.44	ns, Min
T <sub>RCKC_RDEN</sub> /T <sub>RCKC_RDEN</sub>	RDEN FIFO inputs	0.42/0.30	0.43/0.35	0.43/0.43	0.71/0.44	ns, Min
<b>Reset Delays</b>						
T <sub>RCO_FLAGS</sub>	Reset RST to FIFO flags/pointers <sup>(10)</sup>	0.90	0.98	1.10	1.25	ns, Max
T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>	FIFO reset recovery and removal timing <sup>(11)</sup>	1.87/-0.81	2.07/-0.81	2.37/-0.81	2.44/-0.71	ns, Max
<b>Maximum Frequency</b>						
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (write first and no change modes) when not in SDP RF mode	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses	447.63	404.53	339.67	268.96	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM cascade (write first, no change mode) when cascade but not in RF mode	467.07	418.59	345.78	273.30	MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled	467.07	418.59	345.78	273.30	MHz
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B	405.35	362.19	297.35	226.60	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	410.34	365.10	297.53	215.38	MHz

**Notes:**

1. TRACE will report all of these parameters as T<sub>RCKO\_DO</sub>.
2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
4. T<sub>RCKO\_DO</sub> includes T<sub>RCKO\_DOP</sub> as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T<sub>RCO\_FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Table 28: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of the RST Pins</b>						
$T_{DSPDCK\_RSTA; RSTB\_AREG; BREG}/T_{DSPCKD\_RSTA; RSTB\_AREG; BREG}$	{RSTA, RSTB} input to {A, B} register CLK	0.41/ 0.11	0.46/ 0.13	0.55/ 0.15	0.63/ 0.40	ns
$T_{DSPDCK\_RSTC\_CREG}/T_{DSPCKD\_RSTC\_CREG}$	RSTC input to C register CLK	0.07/ 0.10	0.08/ 0.11	0.09/ 0.12	0.13/ 0.11	ns
$T_{DSPDCK\_RSTD\_DREG}/T_{DSPCKD\_RSTD\_DREG}$	RSTD input to D register CLK	0.44/ 0.07	0.50/ 0.08	0.59/ 0.09	0.67/ 0.08	ns
$T_{DSPDCK\_RSTM\_MREG}/T_{DSPCKD\_RSTM\_MREG}$	RSTM input to M register CLK	0.21/ 0.22	0.23/ 0.24	0.27/ 0.28	0.28/ 0.35	ns
$T_{DSPDCK\_RSTP\_PREG}/T_{DSPCKD\_RSTP\_PREG}$	RSTP input to P register CLK	0.27/ 0.01	0.30/ 0.01	0.35/ 0.01	0.43/ 0.00	ns
<b>Combinatorial Delays from Input Pins to Output Pins</b>						
$T_{DSPDO\_A\_CARRYOUT\_MULT}$	A input to CARRYOUT output using multiplier	3.79	4.35	5.18	6.61	ns
$T_{DSPDO\_D\_P\_MULT}$	D input to P output using multiplier	3.72	4.26	5.07	6.41	ns
$T_{DSPDO\_B\_P}$	B input to P output not using multiplier	1.53	1.75	2.08	2.48	ns
$T_{DSPDO\_C\_P}$	C input to P output	1.33	1.53	1.82	2.22	ns
<b>Combinatorial Delays from Input Pins to Cascading Output Pins</b>						
$T_{DSPDO\_A; B}\_ACOUT; BCOUT}$	{A, B} input to {ACOUT, BCOUT} output	0.55	0.63	0.74	0.87	ns
$T_{DSPDO\_A, B}\_CARRYCASOUT\_MULT}$	{A, B} input to CARRYCASOUT output using multiplier	4.06	4.65	5.54	7.03	ns
$T_{DSPDO\_D}\_CARRYCASOUT\_MULT$	D input to CARRYCASOUT output using multiplier	3.97	4.54	5.40	6.81	ns
$T_{DSPDO\_A, B}\_CARRYCASOUT$	{A, B} input to CARRYCASOUT output not using multiplier	1.77	2.03	2.41	2.88	ns
$T_{DSPDO\_C}\_CARRYCASOUT$	C input to CARRYCASOUT output	1.58	1.81	2.15	2.62	ns
<b>Combinatorial Delays from Cascading Input Pins to All Output Pins</b>						
$T_{DSPDO\_ACIN\_P\_MULT}$	ACIN input to P output using multiplier	3.65	4.19	5.00	6.40	ns
$T_{DSPDO\_ACIN\_P}$	ACIN input to P output not using multiplier	1.37	1.57	1.88	2.44	ns
$T_{DSPDO\_ACIN\_ACOUT}$	ACIN input to ACOUT output	0.38	0.44	0.53	0.63	ns
$T_{DSPDO\_ACIN}\_CARRYCASOUT\_MULT$	ACIN input to CARRYCASOUT output using multiplier	3.90	4.47	5.33	6.79	ns
$T_{DSPDO\_ACIN}\_CARRYCASOUT$	ACIN input to CARRYCASOUT output not using multiplier	1.61	1.85	2.21	2.84	ns
$T_{DSPDO\_PCIN\_P}$	PCIN input to P output	1.11	1.28	1.52	1.82	ns
$T_{DSPDO\_PCIN}\_CARRYCASOUT$	PCIN input to CARRYCASOUT output	1.36	1.56	1.85	2.21	ns
<b>Clock to Outs from Output Register Clock to Output Pins</b>						
$T_{DSPCKO\_P\_PREG}$	CLK PREG to P output	0.33	0.37	0.44	0.54	ns
$T_{DSPCKO}\_CARRYCASOUT\_PREG$	CLK PREG to CARRYCASOUT output	0.52	0.59	0.69	0.84	ns

**Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)**

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T_BHCKO_O	BUFH delay from I to O	0.10	0.11	0.13	0.16	ns
T_BHCKC_CE/T_BHCKC_CE	CE pin setup and hold	0.19/0.13	0.22/0.15	0.28/0.21	0.35/0.08	ns
<b>Maximum Frequency</b>						
F_MAX_BUHF	Horizontal clock buffer (BUFH)	628.00	628.00	464.00	394.00	MHz

**Table 33: Duty Cycle Distortion and Clock-Tree Skew**

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
T_DCD_CLK	Global clock tree duty-cycle distortion <sup>(1)</sup>	All	0.20	0.20	0.20	0.25	ns
T_CKSKEW	Global clock tree skew <sup>(2)</sup>	XC7A100T	0.27	0.33	0.36	0.48	ns
		XC7A200T	0.40	0.48	0.54	0.69	ns
T_DCD_BUFIO	I/O clock tree duty cycle distortion	All	0.14	0.14	0.14	0.14	ns
T_BUFIOSKEW	I/O clock tree skew across one clock region	All	0.03	0.03	0.03	0.03	ns
T_DCD_BUFR	Regional clock tree duty cycle distortion	All	0.18	0.18	0.18	0.18	ns

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T\_CKSKEW value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

## MMCM Switching Characteristics

**Table 34: MMCM Specification**

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
MMCM_F_INMAX	Maximum input clock frequency	800.00	800.00	800.00	800.00	MHz
MMCM_F_INMIN	Minimum input clock frequency	10.00	10.00	10.00	10.00	MHz
MMCM_F_INJITTER	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max				
MMCM_F_INDUTY	Allowable input duty cycle: 10—49 MHz	25	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	45	%
MMCM_F_MIN_PSCLK	Minimum dynamic phase-shift clock frequency	0.01	0.01	0.01	0.01	MHz
MMCM_F_MAX_PSCLK	Maximum dynamic phase-shift clock frequency	550.00	500.00	450.00	450.00	MHz
MMCM_F_VCOMIN	Minimum MMCM VCO frequency	600.00	600.00	600.00	600.00	MHz
MMCM_F_VCOMAX	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	1200.00	MHz

Table 39: Clock-Capable Clock Input to Output Delay With PLL

Symbol	Description	Device	Speed Grade				Units
			1.0V		0.9V		
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> PLL.							
TICKOFPPLLCC	Clock-capable clock input and OUTFF <i>with</i> PLL	XC7A100T	0.70	0.70	0.70	1.41	ns
		XC7A200T	0.69	0.69	0.69	1.47	ns

**Notes:**

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. PLL output jitter is already included in the timing calculation.

Table 40: Pin-to-Pin, Clock-to-Out using BUFI0

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFI0.						
TICKOFC0	Clock to out of I/O clock	5.01	5.61	6.64	7.34	ns

**Table 48** summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

**Table 48: GTP Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage	350	–	2000	mV
$R_{IN}$	Differential input resistance	–	100	–	$\Omega$
$C_{EXT}$	Required external AC coupling capacitor	–	100	–	nF

## GTP Transceiver Switching Characteristics

Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further information.

**Table 49: GTP Transceiver Performance**

Symbol	Description	Output Divider	Speed Grade								Units	
			1.0V				0.9V					
			-3		-2/-2L		-1		-2L			
			Package Type									
			FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG		
$F_{GTPMAX}$	Maximum GTP transceiver data rate		6.6	5.4	6.6	5.4	3.75	3.75	3.75	3.75	Gb/s	
$F_{GTPMIN}$	Minimum GTP transceiver data rate		0.500	0.500	0.500	0.500	0.500	0.500	0.500	0.500	Gb/s	
$F_{GTPRANGE}$	PLL line rate range	1	3.2–6.6		3.2–6.6		3.2–3.75		3.2–3.75		Gb/s	
		2	1.6–3.3		1.6–3.3		1.6–3.2		1.6–3.2		Gb/s	
		4	0.8–1.65		0.8–1.65		0.8–1.6		0.8–1.6		Gb/s	
		8	0.5–0.825		0.5–0.825		0.5–0.8		0.5–0.8		Gb/s	
$F_{GTPPLL RANGE}$	GTP transceiver PLL frequency range		1.6–3.3		1.6–3.3		1.6–3.3		1.6–3.3		GHz	

**Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
$F_{GTPDRPCLK}$	GTPDRPCLK maximum frequency	175	175	156	125	MHz	

**Table 51: GTP Transceiver Reference Clock Switching Characteristics**

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range		60	–	660	MHz
$T_{RCLK}$	Reference clock rise time	20% – 80%	–	200	–	ps
$T_{FCLK}$	Reference clock fall time	20% – 80%	–	200	–	ps
$T_{DCREF}$	Reference clock duty cycle	Transceiver PLL only	40	–	60	%




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T <sub>LOCK</sub>	Initial PLL lock		—	—	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time.	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	2.3 x 10 <sup>6</sup>	UI

Table 53: GTP Transceiver User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Conditions	Speed Grade				Units
			1.0V			0.9V	
			-3	-2/-2L	-1	-2L	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz

**Notes:**

1. Clocking must be implemented as described in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#).

Table 54: GTP Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$F_{GTPTX}$	Serial data rate range		0.500	—	$F_{GTPMAX}$	Gb/s
$T_{RTX}$	TX rise time	20%–80%	—	50	—	ps
$T_{FTX}$	TX fall time	20%–80%	—	50	—	ps
$T_{LLSKEW}$	TX lane-to-lane skew <sup>(1)</sup>		—	—	500	ps
$V_{TXOOBVDPDPP}$	Electrical idle amplitude		—	—	20	mV
$T_{TXOOBTTRANSITION}$	Electrical idle transition time		—	—	140	ns
$TJ_{6.6}$	Total Jitter <sup>(2)(3)</sup>	6.6 Gb/s	—	—	0.30	UI
$DJ_{6.6}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{5.0}$	Total Jitter <sup>(2)(3)</sup>	5.0 Gb/s	—	—	0.30	UI
$DJ_{5.0}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{4.25}$	Total Jitter <sup>(2)(3)</sup>	4.25 Gb/s	—	—	0.30	UI
$DJ_{4.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{3.75}$	Total Jitter <sup>(2)(3)</sup>	3.75 Gb/s	—	—	0.30	UI
$DJ_{3.75}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{3.2}$	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(4)</sup>	—	—	0.2	UI
$DJ_{3.2}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.1	UI
$TJ_{3.2L}$	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(5)</sup>	—	—	0.32	UI
$DJ_{3.2L}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.16	UI
$TJ_{2.5}$	Total Jitter <sup>(2)(3)</sup>	2.5 Gb/s <sup>(6)</sup>	—	—	0.20	UI
$DJ_{2.5}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.08	UI
$TJ_{1.25}$	Total Jitter <sup>(2)(3)</sup>	1.25 Gb/s <sup>(7)</sup>	—	—	0.15	UI
$DJ_{1.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.06	UI
$TJ_{500}$	Total Jitter <sup>(2)(3)</sup>	500 Mb/s	—	—	0.1	UI
$DJ_{500}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
2. Using PLL[0/1]\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of  $1e^{-12}$ .
4. PLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
5. PLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
6. PLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
7. PLL frequency at 2.5 GHz and TXOUT\_DIV = 4.







Date	Version	Description
09/20/12	1.4	<p>In <a href="#">Table 1</a>, updated the descriptions, changed <math>V_{IN}</math> and <a href="#">Note 2</a>, and added <a href="#">Note 4</a>. In <a href="#">Table 2</a>, changed descriptions and notes. Updated parameters in <a href="#">Table 3</a>. Added <a href="#">Table 4</a>. Revised the <a href="#">Power-On/Off Power Supply Sequencing</a> section. Updated standards and specifications in <a href="#">Table 8</a>, <a href="#">Table 9</a>, and <a href="#">Table 10</a>. Removed the XC7A350T device from data sheet.</p> <p>Updated the <a href="#">AC Switching Characteristics</a> section to the ISE 14.2 speed specifications throughout the document. Updated the <a href="#">IOB Pad Input/Output/3-State</a> discussion and changed <a href="#">Table 17</a> by adding <math>T_{IOIBUFDISABLE}</math>. Removed many of the combinatorial delay specifications and <math>T_{CINCK}/T_{CKCIN}</math> from <a href="#">Table 24</a>. Changed <math>F_{PFDMAX}</math> conditions in <a href="#">Table 34</a> and <a href="#">Table 35</a>. Updated the <a href="#">GTP Transceiver Specifications</a> section, moved the GTP Transceiver DC characteristics section to the overall <a href="#">DC Characteristics</a> section, and added the <a href="#">GTP Transceiver Protocol Jitter Characteristics</a> section. In <a href="#">Table 62</a>, updated <a href="#">Note 1</a>. In <a href="#">Table 63</a>, updated <math>T_{POR}</math>.</p>
02/01/13	1.5	<p>Updated the <a href="#">AC Switching Characteristics</a> based upon the 14.4/2012.4 device pack for ISE 14.4 and Vivado 2012.4, both at v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and v1.05 for the -2L (0.9V) speed specifications throughout the document. Production changes to <a href="#">Table 12</a> and <a href="#">Table 13</a> for -3, -2, -2L (1.0V), -1 speed specifications.</p> <p>Revised <math>I_{DCIN}</math> and <math>I_{DCOUT}</math> and added <a href="#">Note 5</a> in <a href="#">Table 1</a>. Added <a href="#">Note 2</a> to <a href="#">Table 2</a>. Updated <a href="#">Table 5</a>. Added minimum current specifications to <a href="#">Table 6</a>. Removed SSTL12 and HSTL_I_12 from <a href="#">Table 8</a>. Removed DIFF_SSTL12 from <a href="#">Table 10</a>. Updated <a href="#">Table 12</a>. Added a 2:1 memory controller section to <a href="#">Table 15</a>. Updated <a href="#">Note 1</a> in <a href="#">Table 31</a>. Revised <a href="#">Table 33</a>. Updated <a href="#">Note 1</a> and <a href="#">Note 2</a> in <a href="#">Table 46</a>. Updated <math>D_{VPPI}</math> in <a href="#">Table 47</a>. Updated <math>V_{IDIFF}</math> in <a href="#">Table 48</a>. Removed <math>T_{LOCK}</math> and <math>T_{PHASE}</math> and revised <math>F_{GCLK}</math> in <a href="#">Table 51</a>. Updated <math>T_{DLOCK}</math> in <a href="#">Table 52</a>. Updated <a href="#">Table 53</a>. In <a href="#">Table 54</a>, updated <math>T_{RTX}</math>, <math>T_{FTX}</math>, <math>V_{TXOOBVDDPP}</math>, and revised <a href="#">Note 1</a> through <a href="#">Note 7</a>. In <a href="#">Table 55</a>, updated <math>RX_{SST}</math> and <math>RX_{PPMTOL}</math> and revised <a href="#">Note 4</a> through <a href="#">Note 7</a>. In <a href="#">Table 60</a>, revised and added <a href="#">Note 1</a>.</p> <p>Revised the maximum external channel input ranges in <a href="#">Table 62</a>. In <a href="#">Table 63</a>, revised <math>F_{MCCK}</math> and added the <a href="#">Internal Configuration Access Port</a> section.</p>