
# E·XFL

#### AMD Xilinx - XC7A35T-2FT256I Datasheet



Welcome to <u>E-XFL.COM</u>

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Details	
Product Status	Active
Number of LABs/CLBs	2600
Number of Logic Elements/Cells	33280
Total RAM Bits	1843200
Number of I/O	170
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	256-LBGA
Supplier Device Package	256-FTBGA (17x17)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc7a35t-2ft256i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

Symbol	Description	Min	Тур	Max	Units
Temperature				·	
Т <sub>ј</sub>	Junction temperature operating range for commercial (C) temperature devices	0	-	85	°C
	Junction temperature operating range for extended (E) temperature devices	0	-	100	°C
	Junction temperature operating range for industrial (I) temperature devices	-40	-	100	°C

#### Notes:

- 1. All voltages are relative to ground.
- 2. For the design of the power distribution system consult UG483, 7 Series FPGAs PCB Design and Pin Planning Guide.
- 3. Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- 4. Includes V<sub>CCO</sub> of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- 5. The lower absolute voltage specification always applies.
- 6. A total of 200 mA per bank should not be exceeded.
- 7. V<sub>CCBATT</sub> is required only when using bitstream encryption. If battery is not used, connect V<sub>CCBATT</sub> to either ground or V<sub>CCAUX</sub>.
- 8. Each voltage listed requires the filter circuit described in UG482: 7 Series FPGAs GTP Transceiver User Guide.
- 9. Voltages are specified for the temperature range of  $T_i = 0^{\circ}C$  to +85°C.

#### Table 3: DC Characteristics Over Recommended Operating Conditions

Symbol	Description	Min	Typ <mark>(1)</mark>	Max	Units
V <sub>DRINT</sub>	Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)	0.75	_	_	V
V <sub>DRI</sub>	Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)	1.5	-	-	V
I <sub>REF</sub>	V <sub>REF</sub> leakage current per pin	_	-	15	μA
ΙL	Input or output leakage current per pin (sample-tested)	_	-	15	μA
C <sub>IN</sub> <sup>(2)</sup>	Die input capacitance at the pad	_	-	8	pF
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$	90	_	330	μA
	Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$	68	_	250	μA
I <sub>RPU</sub>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.8V	34	_	220	μA
	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.5V	23	_	150	μA
I <sub>REF</sub> I <sub>L</sub> C <sub>IN</sub> <sup>(2)</sup>	Pad pull-up (when selected) @ V <sub>IN</sub> = 0V, V <sub>CCO</sub> = 1.2V	12	_	120	μA
	Pad pull-down (when selected) @ V <sub>IN</sub> = 3.3V	68	_	330	μA
RPU RPD CCADC BATT <sup>(3)</sup>	Pad pull-down (when selected) @ V <sub>IN</sub> = 1.8V	45	_	180	μA
I <sub>CCADC</sub>	Analog supply current, analog circuits in powered up state	_	_	25	mA
I <sub>BATT</sub> (3)	Battery supply current	_	_	150	nA
	The venin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), and industrial (I), and extended (E) temperature devices	28	40	55	Ω
R <sub>IN_TERM</sub> <sup>(4)</sup>	The venin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), and industrial (I), and extended (E) temperature devices	35	50	65	Ω
	The venin equivalent resistance of programmable input termination to $V_{\rm CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), and industrial (I), and extended (E) temperature devices	44	60	83	Ω

# **E** XILINX.

Table 6 shows the minimum current, in addition to  $I_{CCQ}$ , that is required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in Table 5 and Table 6 are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after  $V_{CCINT}$  is applied.

Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

#### Table 6: Power-On Current for Artix-7 Devices<sup>(1)</sup>

Device	I <sub>CCINTMIN</sub> Typ <sup>(2)</sup>	I <sub>CCAUXMIN</sub> Typ <sup>(2)</sup>	I <sub>ссоміл</sub> Тур <sup>(2)</sup>	I <sub>CCBRAMMIN</sub> Typ <sup>(2)</sup>	Units
XC7A100T	I <sub>CCINTQ</sub> + 170	I <sub>CCAUXQ</sub> + 40	I <sub>CCOQ</sub> + 40 mA per bank	I <sub>CCBRAMQ</sub> + 60	mA
XC7A200T	I <sub>CCINTQ</sub> + 340	I <sub>CCAUXQ</sub> + 50	I <sub>CCOQ</sub> + 40 mA per bank	I <sub>CCBRAMQ</sub> + 80	mA

Notes:

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate maximum power-on currents.

2. Typical values are specified at nominal voltage, 25°C.

#### Table 7: Power Supply Ramp Time

Symbol	Description	Conditions	Min	Max	Units
T <sub>VCCINT</sub>	Ramp time from GND to 90% of V <sub>CCINT</sub>		0.2	50	ms
T <sub>VCCO</sub>	Ramp time from GND to 90% of V <sub>CCO</sub>		0.2	50	ms
T <sub>VCCAUX</sub>	Ramp time from GND to 90% of V <sub>CCAUX</sub>		0.2	50	ms
T <sub>VCCBRAM</sub>	Ramp time from GND to 90% of V <sub>CCBRAM</sub>	0.2	50	ms	
т.		$T_{\rm J} = 100^{\circ} {\rm C}^{(1)}$	-	500	
T <sub>VCCO2</sub> VCCAUX	Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625V$		-	800	ms
T <sub>MGTAVCC</sub>	Ramp time from GND to 90% of V <sub>MGTAVCC</sub>		0.2	50	ms
T <sub>MGTAVTT</sub>	Ramp time from GND to 90% of V <sub>MGTAVTT</sub>		0.2	50	ms

Notes:

1. Based on 240,000 power cycles with nominal  $V_{CCO}$  of 3.3V or 36,500 power cycles with worst case  $V_{CCO}$  of 3.465V.

I/O Standard	V <sub>ICM</sub> <sup>(1)</sup>			V <sub>ID</sub> <sup>(2)</sup>					V <sub>OD</sub> <sup>(4)</sup>			
1/0 Standard	V, Min	V, Тур	V, Max	V, Min	V, Тур	V, Max	V, Min	V, Тур	V, Max	V, Min	V, Тур	V, Max
BLVDS_25	0.300	1.200	1.425	0.100	-	-	-	1.250	-	Note 5		
MINI_LVDS_25	0.300	1.200	V <sub>CCAUX</sub>	0.200	0.400	0.600	1.000	1.200	1.400	0.300	0.450	0.600
PPDS_25	0.200	0.900	V <sub>CCAUX</sub>	0.100	0.250	0.400	0.500	0.950	1.400	0.100	0.250	0.400
RSDS_25	0.300	0.900	1.500	0.100	0.350	0.600	1.000	1.200	1.400	0.100	0.350	0.600
TMDS_33	2.700	2.965	3.230	0.150	0.675	1.200	V <sub>CCO</sub> -0.405	V <sub>CCO</sub> -0.300	V <sub>CCO</sub> -0.190	0.400	0.600	0.800

#### Table 9: Differential SelectIO DC Input and Output Levels

#### Notes:

1.  $V_{ICM}$  is the input common mode voltage.

2.  $V_{ID}$  is the input differential voltage  $(Q - \overline{Q})$ .

3. V<sub>OCM</sub> is the output common mode voltage.

4.  $V_{OD}$  is the output differential voltage  $(Q - \overline{Q})$ .

5. V<sub>OD</sub> for BLVDS will vary significantly depending on topology and loading.

#### Table 10: Complementary Differential SelectIO DC Input and Output Levels

I/O Standard		V <sub>ICM</sub> <sup>(1)</sup>		VII	o <sup>(2)</sup>	V <sub>OL</sub> (3)	V <sub>OH</sub> <sup>(4)</sup>	I <sub>OL</sub>	I <sub>ОН</sub>
1/O Standard	V, Min	V,Тур	V, Max	V,Min	V, Max	V, Max	V, Min	mA, Max	mA, Min
DIFF_HSTL_I	0.300	0.750	1.125	0.100	-	0.400	0.400 V <sub>CCO</sub> -0.400		-8.00
DIFF_HSTL_I_18	0.300	0.900	1.425	0.100	-	0.400	V <sub>CCO</sub> -0.400	8.00	-8.00
DIFF_HSTL_II	0.300	0.750	1.125	0.100	-	0.400	V <sub>CCO</sub> -0.400	16.00	-16.00
DIFF_HSTL_II_18	0.300	0.900	1.425	0.100	-	0.400	V <sub>CCO</sub> -0.400	16.00	-16.00
DIFF_HSUL_12	0.300	0.600	0.850	0.100	-	20% V <sub>CCO</sub>	80% V <sub>CCO</sub>	0.100	-0.100
DIFF_MOBILE_DDR	0.300	0.900	1.425	0.100	-	10% V <sub>CCO</sub>	90% V <sub>CCO</sub>	0.100	-0.100
DIFF_SSTL135	0.300	0.675	1.000	0.100	-	(V <sub>CCO</sub> /2) - 0.150	(V <sub>CCO</sub> /2) + 0.150	13.0	-13.0
DIFF_SSTL135_R	0.300	0.675	1.000	0.100	-	(V <sub>CCO</sub> /2) - 0.150	(V <sub>CCO</sub> /2) + 0.150	8.9	-8.9
DIFF_SSTL15	0.300	0.750	1.125	0.100	-	(V <sub>CCO</sub> /2) - 0.175	(V <sub>CCO</sub> /2) + 0.175	13.0	-13.0
DIFF_SSTL15_R	0.300	0.750	1.125	0.100	-	(V <sub>CCO</sub> /2) - 0.175	(V <sub>CCO</sub> /2) + 0.175	8.9	-8.9
DIFF_SSTL18_I	0.300	0.900	1.425	0.100	-	$(V_{CCO}/2) - 0.470$	(V <sub>CCO</sub> /2) + 0.470	8.00	-8.00
DIFF_SSTL18_II	0.300	0.900	1.425	0.100	-	$(V_{CCO}/2) - 0.600$	(V <sub>CCO</sub> /2) + 0.600	13.4	-13.4

#### Notes:

1.  $V_{ICM}$  is the input common mode voltage.

2.  $V_{ID}$  is the input differential voltage  $(Q - \overline{Q})$ .

3. V<sub>OL</sub> is the single-ended low-output voltage.

4. V<sub>OH</sub> is the single-ended high-output voltage.

## LVDS DC Specifications (LVDS\_25)

See <u>UG471</u>: 7 Series FPGAs SelectIO Resources User Guide for more information on the LVDS\_25 standard in the HR I/O banks.

Table	11:	LVDS_	_25	DC	Specifications
-------	-----	-------	-----	----	----------------

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
V <sub>CCO</sub>	Supply Voltage		2.375	2.500	2.625	V
V <sub>OH</sub>	Output High Voltage for Q and $\overline{Q}$	$R_T = 100 \ \Omega$ across Q and $\overline{Q}$ signals	-	-	1.675	V
V <sub>OL</sub>	Output Low Voltage for Q and $\overline{Q}$	$R_T = 100 \Omega$ across Q and $\overline{Q}$ signals	0.700	-	-	V
V <sub>ODIFF</sub>	Differential Output Voltage $(Q - \overline{Q})$ , Q = High $(\overline{Q} - Q)$ , $\overline{Q}$ = High	$R_T = 100 \ \Omega$ across Q and $\overline{Q}$ signals	247	350	600	mV
V <sub>OCM</sub>	Output Common-Mode Voltage	$R_T = 100 \ \Omega$ across Q and $\overline{Q}$ signals	1.000	1.250	1.425	V
V <sub>IDIFF</sub>	Differential Input Voltage (Q – $\overline{Q}$ ), Q = Hi	100	350	600	mV	
V <sub>ICM</sub>	Input Common-Mode Voltage		0.300	1.200	1.425	V

# **AC Switching Characteristics**

All values represented in this data sheet are based on the speed specifications in v1.07 from the 14.4/2012.4 device pack for ISE® Design Suite14.4 and Vivado® Design Suite 2012.4 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the 14.4/2012.4 device pack for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

#### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

#### Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

#### Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## **Testing of AC Switching Characteristics**

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.

#### Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

		Τ <sub>ΙC</sub>	)PI			т <sub>ю</sub>	OP			T <sub>IC</sub>	TP		
1/O Oten devel		Speed	Grade			Speed	Grade			Speed	Grade		Units
I/O Standard		1.0V		0.9V	0.9V 1.0V		0.9V	1.0V			0.9V	Units	
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	•
LVCMOS15_F4	0.77	0.86	0.93	0.98	1.85	1.97	2.23	2.27	2.42	2.63	3.06	2.92	ns
LVCMOS15_F8	0.77	0.86	0.93	0.98	1.60	1.72	1.98	2.21	2.17	2.38	2.81	2.86	ns
LVCMOS15_F12	0.77	0.86	0.93	0.98	1.35	1.47	1.73	1.96	1.92	2.13	2.56	2.61	ns
LVCMOS15_F16	0.77	0.86	0.93	0.98	1.34	1.46	1.71	1.94	1.90	2.12	2.54	2.59	ns
LVCMOS12_S4	0.87	0.95	1.02	1.08	2.57	2.69	2.95	3.18	3.14	3.35	3.78	3.83	ns
LVCMOS12_S8	0.87	0.95	1.02	1.08	2.09	2.21	2.46	2.69	2.65	2.87	3.29	3.34	ns
LVCMOS12_S12	0.87	0.95	1.02	1.08	1.79	1.91	2.17	2.40	2.36	2.57	2.99	3.05	ns
LVCMOS12_F4	0.87	0.95	1.02	1.08	1.98	2.10	2.35	2.58	2.54	2.76	3.18	3.23	ns
LVCMOS12_F8	0.87	0.95	1.02	1.08	1.54	1.66	1.92	2.15	2.11	2.32	2.75	2.80	ns
LVCMOS12_F12	0.87	0.95	1.02	1.08	1.38	1.51	1.76	1.97	1.95	2.16	2.59	2.62	ns
SSTL135_S	0.67	0.75	0.82	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns
SSTL15_S	0.60	0.68	0.75	0.80	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns
SSTL18_I_S	0.67	0.75	0.82	0.87	1.67	1.79	2.04	2.24	2.23	2.45	2.87	2.89	ns
SSTL18_II_S	0.67	0.75	0.82	0.87	1.31	1.43	1.68	1.91	1.87	2.09	2.51	2.56	ns
DIFF_SSTL135_S	0.68	0.76	0.83	0.87	1.35	1.47	1.73	1.93	1.92	2.13	2.56	2.58	ns
DIFF_SSTL15_S	0.68	0.76	0.83	0.87	1.30	1.43	1.68	1.88	1.87	2.09	2.51	2.53	ns
DIFF_SSTL18_I_S	0.71	0.79	0.86	0.87	1.68	1.80	2.06	2.24	2.25	2.46	2.89	2.89	ns
DIFF_SSTL18_II_S	0.71	0.79	0.86	0.87	1.38	1.51	1.76	1.94	1.95	2.17	2.59	2.59	ns
SSTL135_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
SSTL15_F	0.60	0.68	0.75	0.80	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns
SSTL18_I_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.72	1.69	1.90	2.32	2.37	ns
SSTL18_II_F	0.67	0.75	0.82	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
DIFF_SSTL135_F	0.68	0.76	0.83	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns
DIFF_SSTL15_F	0.68	0.76	0.83	0.87	1.07	1.19	1.45	1.68	1.64	1.85	2.28	2.33	ns
DIFF_SSTL18_I_F	0.71	0.79	0.86	0.87	1.23	1.35	1.60	1.80	1.79	2.01	2.43	2.45	ns
DIFF_SSTL18_II_F	0.71	0.79	0.86	0.87	1.21	1.33	1.59	1.79	1.78	1.99	2.42	2.44	ns

Table 17 specifies the values of  $T_{IOTPHZ}$  and  $T_{IOIBUFDISABLE}$ .  $T_{IOTPHZ}$  is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state).  $T_{IOIBUFDISABLE}$  is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN\_TERM termination turn-off time is always faster than  $T_{IOTPHZ}$  when the INTERMDISABLE pin is used.

Table 17	7: IOB 3-state	<b>Output Switching</b>	Characteristics
----------	----------------	-------------------------	-----------------

Symbol	Description		1.0V	0.9V	Units	
		-3	-2/-2L	-1	-2L	
T <sub>IOTPHZ</sub>	T input to pad high-impedance	2.06	2.19	2.37	2.19	ns
TIOIBUFDISABLE	IBUF turn-on time from IBUFDISABLE to O output	2.11	2.30	2.60	2.30	ns

## Input Serializer/Deserializer Switching Characteristics

### Table 20: ISERDES Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold for Control Lines						
TISCCK_BITSLIP/ TISCKC_BITSLIP	BITSLIP pin setup/hold with respect to CLKDIV	0.01/0.14	0.02/0.15	0.02/0.17	0.02/0.21	ns
T <sub>ISCCK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.45/-0.01	0.50/-0.01	0.72/-0.01	0.35/-0.11	ns
T <sub>ISCCK_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.10/0.33	-0.10/0.36	-0.10/0.40	-0.17/0.40	ns
Setup/Hold for Data Lines						
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
TISDCK_DDLY /TISCKD_DDLY	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.03/0.19	ns
TISDCK_D_DDR /TISCKD_D_DDR	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
TISDCK_DDLY_DDR/ TISCKD_DDLY_DDR	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.12/0.12	0.14/0.14	0.17/0.17	0.19/0.19	ns
Sequential Delays	•	- <u>!</u>				•
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.53	0.54	0.66	0.67	ns
Propagation Delays	·					
T <sub>ISDO_DO</sub>	D input to DO output pin	0.11	0.11	0.13	0.14	ns

#### Notes:

1. Recorded at 0 tap value.

2. T<sub>ISCCK\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCCK\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

#### Table 25: CLB Distributed RAM Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Sequential Delays						
Т <sub>SHCKO</sub>	Clock to A – B outputs	0.98	1.09	1.32	1.54	ns, Max
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	1.37	1.53	1.86	2.18	ns, Max
Setup and Hold Time	s Before/After Clock CLK					
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.54/0.28	0.60/0.30	0.72/0.35	0.96/0.40	ns, Min
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.27/0.55	0.30/0.60	0.37/0.70	0.43/0.71	ns, Min
	Address An inputs through MUXs and/or carry logic to clock	0.69/0.18	0.77/0.21	0.94/0.26	1.11/0.29	ns, Min
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.38/0.10	0.43/0.12	0.53/0.17	0.62/0.13	ns, Min
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.39/0.10	0.44/0.11	0.53/0.17	0.63/0.12	ns, Min
Clock CLK	·					
T <sub>MPW_LRAM</sub>	Minimum pulse width	1.05	1.13	1.25	0.82	ns, Min
T <sub>MCP</sub>	Minimum clock period	2.10	2.26	2.50	1.64	ns, Min

#### Notes:

- 1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.
- 2. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

#### Table 26: CLB Shift Register Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Sequential Delays						
T <sub>REG</sub>	Clock to A – D outputs	1.19	1.33	1.61	1.89	ns, Max
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.58	1.77	2.15	2.53	ns, Max
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	1.12	1.23	1.46	1.68	ns, Max
Setup and Hold Tir	nes Before/After Clock CLK	I		1	1	
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.37/0.10	0.41/0.12	0.51/0.17	0.59/0.13	ns, Min
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.37/0.10	0.42/0.11	0.52/0.17	0.60/0.12	ns, Min
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.33/0.34	0.37/0.37	0.44/0.43	0.54/0.47	ns, Min
Clock CLK		L	1	1		
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.77	0.86	0.98	1.04	ns, Min

#### Notes:

1. A Zero "0" Hold Time listing indicates no hold time or a negative hold time.

## **Block RAM and FIFO Switching Characteristics**

#### Table 27: Block RAM and FIFO Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V	T	0.9V	Units
		-3	-2/-2L	-1	-2L	
Block RAM and FIFO Clock-to	-Out Delays	1	1	T	1	1
$T_{RCKO_DO}$ and $T_{RCKO_DO_REG}^{(1)}$	Clock CLK to DOUT output (without output register) <sup>(2)(3)</sup>	1.85	2.13	2.46	2.87	ns, Max
	Clock CLK to DOUT output (with output register) $^{(4)(5)}$	0.64	0.74	0.89	1.02	ns, Max
T <sub>RCKO_DO_ECC</sub> and T <sub>RCKO_DO_ECC_REG</sub>	Clock CLK to DOUT output with ECC (without output register) <sup>(2)(3)</sup>	2.77	3.04	3.84	5.30	ns, Max
	Clock CLK to DOUT output with ECC (with output register) <sup>(4)(5)</sup>	0.73	0.81	0.94	1.11	ns, Max
T <sub>RCKO_DO_CASCOUT</sub> and T <sub>RCKO_DO_CASCOUT_REG</sub>	Clock CLK to DOUT output with cascade (without output register) <sup>(2)</sup>	2.61	2.88	3.30	3.76	ns, Max
	Clock CLK to DOUT output with cascade (with output register) <sup>(4)</sup>	1.16	1.28	1.46	1.56	ns, Max
T <sub>RCKO_FLAGS</sub>	Clock CLK to FIFO flags outputs <sup>(6)</sup>	0.76	0.87	1.05	1.14	ns, Max
T <sub>RCKO_POINTERS</sub>	Clock CLK to FIFO pointers outputs <sup>(7)</sup>	0.94	1.02	1.15	1.30	ns, Max
T <sub>RCKO_PARITY_ECC</sub>	Clock CLK to ECCPARITY in ECC encode only mode	0.78	0.85	0.94	1.10	ns, Max
T <sub>RCKO_SDBIT_ECC</sub> and T <sub>RCKO_SDBIT_ECC_REG</sub>	Clock CLK to BITERR (without output register)	2.56	2.81	3.55	4.90	ns, Max
	Clock CLK to BITERR (with output register)	0.68	0.76	0.89	1.05	ns, Max
T <sub>RCKO_RDADDR_ECC</sub> and T <sub>RCKO_RDADDR_ECC_REG</sub>	Clock CLK to RDADDR output with ECC (without output register)	0.75	0.88	1.07	1.15	ns, Max
	Clock CLK to RDADDR output with ECC (with output register)	0.84	0.93	1.08	1.29	ns, Max
Setup and Hold Times Before/	After Clock CLK					
T <sub>RCCK_ADDRA</sub> /T <sub>RCKC_ADDRA</sub>	ADDR inputs <sup>(8)</sup>	0.45/0.31	0.49/0.33	0.57/0.36	0.77/0.45	ns, Min
T <sub>RDCK_DI_WF_NC</sub> / T <sub>RCKD_DI_WF_NC</sub>	Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode <sup>(9)</sup>	0.58/0.60	0.65/0.63	0.74/0.67	0.92/0.76	ns, Min
T <sub>RDCK_DI_RF</sub> /T <sub>RCKD_DI_RF</sub>	Data input setup/hold time when block RAM is configured in READ_FIRST mode <sup>(9)</sup>	0.20/0.29	0.22/0.34	0.25/0.41	0.29/0.38	ns, Min
T <sub>RDCK_DI_ECC</sub> /T <sub>RCKD_DI_ECC</sub>	DIN inputs with block RAM ECC in standard mode <sup>(9)</sup>	0.50/0.43	0.55/0.46	0.63/0.50	0.78/0.54	ns, Min
T <sub>RDCK_DI_ECCW</sub> / T <sub>RCKD_DI_ECCW</sub>	DIN inputs with block RAM ECC encode only <sup>(9)</sup>	0.93/0.43	1.02/0.46	1.17/0.50	1.38/0.48	ns, Min
T <sub>RDCK_DI_ECC_FIFO</sub> / T <sub>RCKD_DI_ECC_FIFO</sub>	DIN inputs with FIFO ECC in standard mode <sup>(9)</sup>	1.04/0.56	1.15/0.59	1.32/0.64	1.55/0.77	ns, Min
T <sub>RCCK_INJECTBITERR</sub> / T <sub>RCKC_INJECTBITERR</sub>	Inject single/double bit error in ECC mode	0.58/0.35	0.64/0.37	0.74/0.40	0.92/0.48	ns, Min
T <sub>RCCK_EN</sub> /T <sub>RCKC_EN</sub>	Block RAM enable (EN) input	0.35/0.20	0.39/0.21	0.45/0.23	0.57/0.26	ns, Min
T <sub>RCCK_REGCE</sub> /T <sub>RCKC_REGCE</sub>	CE input of output register	0.24/0.15	0.29/0.15	0.36/0.16	0.40/0.19	ns, Min
T <sub>RCCK_RSTREG</sub> /T <sub>RCKC_RSTREG</sub>	Synchronous RSTREG input	0.29/0.07	0.32/0.07	0.35/0.07	0.41/0.07	ns, Min

#### Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
T <sub>RCCK_RSTRAM</sub> /T <sub>RCKC_RSTRAM</sub>	Synchronous RSTRAM input	0.32/0.42	0.34/0.43	0.36/0.46	0.40/0.47	ns, Min
T <sub>RCCK_WEA</sub> /T <sub>RCKC_WEA</sub>	Write enable (WE) input (block RAM only)	0.44/0.18	0.48/0.19	0.54/0.20	0.64/0.23	ns, Min
T <sub>RCCK_WREN</sub> /T <sub>RCKC_WREN</sub>	WREN FIFO inputs	0.46/0.30	0.46/0.35	0.47/0.43	0.77/0.44	ns, Min
T <sub>RCCK_RDEN</sub> /T <sub>RCKC_RDEN</sub>	RDEN FIFO inputs	0.42/0.30	0.43/0.35	0.43/0.43	0.71/0.44	ns, Min
Reset Delays						
T <sub>RCO_FLAGS</sub>	Reset RST to FIFO flags/pointers <sup>(10)</sup>	0.90	0.98	1.10	1.25	ns, Max
T <sub>RREC_RST</sub> /T <sub>RREM_RST</sub>	FIFO reset recovery and removal timing <sup>(11)</sup>	1.87/-0.81	2.07/-0.81	2.37/-0.81	2.44/-0.71	ns, Max
Maximum Frequency				P	l	
F <sub>MAX_BRAM_WF_NC</sub>	Block RAM (write first and no change modes) when not in SDP RF mode	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_BRAM_RF_PERFORMANCE</sub>	Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_BRAM_RF_DELAYED_WRITE</sub>	Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses	447.63	404.53	339.67	268.96	MHz
F <sub>MAX_CAS_WF_NC</sub>	Block RAM cascade (write first, no change mode) when cascade but not in RF mode	467.07	418.59	345.78	273.30	MHz
F <sub>MAX_CAS_RF_PERFORMANCE</sub>	Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled	467.07	418.59	345.78	273.30	MHz
F <sub>MAX_CAS_RF_DELAYED_WRITE</sub>	When in cascade RF mode and there is a possibility of address overlap between port A and port B	405.35	362.19	297.35	226.60	MHz
F <sub>MAX_FIFO</sub>	FIFO in all modes without ECC	509.68	460.83	388.20	315.66	MHz
F <sub>MAX_ECC</sub>	Block RAM and FIFO in ECC configuration	410.34	365.10	297.53	215.38	MHz

#### Notes:

- 1. TRACE will report all of these parameters as T<sub>RCKO DO</sub>.
- 2. T<sub>RCKO\_DOR</sub> includes T<sub>RCKO\_DOW</sub>, T<sub>RCKO\_DOPR</sub>, and T<sub>RCKO\_DOPW</sub> as well as the B port equivalent timing parameters.
- 3. These parameters also apply to synchronous FIFO with DO\_REG = 0.
- 4.  $T_{RCKO_{DO}}$  includes  $T_{RCKO_{DOP}}$  as well as the B port equivalent timing parameters.
- 5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO\_REG = 1.
- 6. T<sub>RCKO\_FLAGS</sub> includes the following parameters: T<sub>RCKO\_AEMPTY</sub>, T<sub>RCKO\_AFULL</sub>, T<sub>RCKO\_EMPTY</sub>, T<sub>RCKO\_FULL</sub>, T<sub>RCKO\_RDERR</sub>, T<sub>RCKO\_WRERR</sub>.
- 7. T<sub>RCKO\_POINTERS</sub> includes both T<sub>RCKO\_RDCOUNT</sub> and T<sub>RCKO\_WRCOUNT</sub>.
- 8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- 9. These parameters include both A and B inputs as well as the parity inputs of A and B.
- 10. T<sub>RCO FLAGS</sub> includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- 11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

## **DSP48E1 Switching Characteristics**

Table 28: DSP48E1 Switching Characteristics

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup and Hold Times of Data/Control Pins to	the Input Register Clock					
T <sub>DSPDCK_A_AREG</sub> / T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.26/ 0.12	0.30/ 0.13	0.37/ 0.14	0.45/ 0.14	ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.33/ 0.15	0.38/ 0.16	0.45/ 0.18	0.60/ 0.19	ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.17/ 0.17	0.20/ 0.19	0.24/ 0.21	0.34/ 0.29	ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.25/ 0.25	0.32/ 0.27	0.42/ 0.27	0.54/ 0.23	ns
T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>	ACIN input to A register CLK	0.23/ 0.12	0.27/ 0.13	0.32/ 0.14	0.36/ 0.14	ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.25/ 0.15	0.29/ 0.16	0.36/ 0.18	0.41/ 0.19	ns
Setup and Hold Times of Data Pins to the Pipe	eline Register Clock					
TDSPDCK_{A, B}_MREG_MULT <sup>/</sup> TDSPCKD_B_MREG_MULT	{A, B} input to M register CLK using multiplier	2.40/ 0.01	2.76/ 0.01	3.29/ -0.01	4.31/ -0.07	ns
T <sub>DSPDCK_{A, B}_ADREG</sub> / T <sub>DSPCKD_</sub> d_Adreg	{A, D} input to AD register CLK	1.29/ 0.02	1.48/ 0.02	1.76/ 0.02	2.29/ 0.27	ns
Setup and Hold Times of Data/Control Pins to	the Output Register Clock	l	1	l	1	
T <sub>DSPDCK_</sub> {A, B}_PREG_MULT <sup>/</sup> T <sub>DSPCKD_</sub> {A, B}_PREG_MULT	{A, B} input to P register CLK using multiplier	4.02/ 0.28	4.60/ 0.28	5.48/ 0.28	6.95/ 0.48	ns
T <sub>DSPDCK_D_PREG_MULT</sub> / T <sub>DSPCKD_D_PREG_MULT</sub>	D input to P register CLK using multiplier	3.93/ -0.73	4.50/ 0.73	5.35/ –0.73	6.73/ -1.68	ns
T <sub>DSPDCK_{A, B}</sub> PREG <sup>/</sup> T <sub>DSPCKD_{A, B}</sub> PREG	A or B input to P register CLK not using multiplier	1.73/ –0.28	1.98/ -0.28	2.35/ -0.28	2.80/ -0.48	ns
TDSPDCK_C_PREG TDSPCKD_C_PREG	C input to P register CLK not using multiplier	1.54/ 0.26	1.76/ 0.26	2.10/ 0.26	2.54/ -0.45	ns
TDSPDCK_PCIN_PREG <sup>/</sup> TDSPCKD_PCIN_PREG	PCIN input to P register CLK	1.32/ 0.15	1.51/ -0.15	1.80/ -0.15	2.13/ 0.25	ns
Setup and Hold Times of the CE Pins						
TDSPDCK_{CEA;CEB}_{AREG;BREG}/ TDSPCKD_{CEA;CEB}_{AREG;BREG}	{CEA; CEB} input to {A; B} register CLK	0.35/ 0.06	0.42/ 0.08	0.52/ 0.11	0.64/ 0.11	ns
TDSPDCK_CEC_CREG <sup>/</sup> TDSPCKD_CEC_CREG	CEC input to C register CLK	0.28/ 0.10	0.34/ 0.11	0.42/ 0.13	0.49/ 0.16	ns
T <sub>DSPDCK_CED_DREG</sub> / T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.36/ 0.03	0.43/ 0.03	0.52/ -0.03	0.68/ 0.14	ns
TDSPDCK_CEM_MREG/ TDSPCKD_CEM_MREG	CEM input to M register CLK	0.17/ 0.18	0.21/ 0.20	0.27/ 0.23	0.45/ 0.29	ns
T <sub>DSPDCK_CEP_PREG</sub> / T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.36/ 0.01	0.43/ 0.01	0.53/ 0.01	0.63/ 0.00	ns

## **Device Pin-to-Pin Output Parameter Guidelines**

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

#### Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

		Device					
Symbol	Description			1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	1
SSTL15 Clock-Capa	able Clock Input to Output Delay using Out	out Flip-Flop, Fast §	Slew Rate,	without MM	CM/PLL.		
TICKOF	Clock-capable clock input and OUTFF	XC7A100T	5.14	5.74	6.72	7.64	ns
	without MMCM/PLL (near clock region)	XC7A200T	5.47	6.11	7.16	8.10	ns

#### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

#### Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

	Description	Device	Speed Grade				
Symbol				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capa	ble Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate,	without MM	CM/PLL.		
T <sub>ICKOFFAR</sub>	Clock-capable clock input and OUTFF	XC7A100T	5.38	6.01	7.02	7.96	ns
without MMCM/PLL (far clock re	without MMCM/PLL (far clock region)	XC7A200T	6.17	6.89	8.05	9.05	ns

#### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

#### Table 38: Clock-Capable Clock Input to Output Delay With MMCM

	Description						
Symbol		Device		1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	
SSTL15 Clock-Capa	able Clock Input to Output Delay using Out	put Flip-Flop, Fast	Slew Rate,	with MMCM		·	
T <sub>ICKOFMMCMCC</sub>	Clock-capable clock input and OUTFF	XC7A100T	0.89	0.94	0.96	1.81	ns
V	with MMCM	XC7A200T	0.90	0.97	1.01	1.86	ns

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

2. MMCM output jitter is already included in the timing calculation.

#### Table 39: Clock-Capable Clock Input to Output Delay With PLL

	Description	Device	Speed Grade					
Symbol				1.0V	0.9V	Units		
			-3	-2/-2L	-1	-2L		
SSTL15 Clock-Capa	able Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate, 1	with PLL.				
TICKOFPLLCC	Clock-capable clock input and OUTFF	XC7A100T	0.70	0.70	0.70	1.41	ns	
	with PLL	XC7A200T	0.69	0.69	0.69	1.47	ns	

#### Notes:

- 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. PLL output jitter is already included in the timing calculation.

#### Table 40: Pin-to-Pin, Clock-to-Out using BUFIO

Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L				
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFIO.									
T <sub>ICKOFCS</sub>	Clock to out of I/O clock	5.01	5.61	6.64	7.34	ns			

## **Device Pin-to-Pin Input Parameter Guidelines**

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

#### Table 41: Global Clock Input Setup and Hold Without MMCM/PLL with ZHOLD\_DELAY on HR I/O Banks

	Description	Device								
Symbol				1.0V	0.9V	Units				
			-3	-2/-2L	-1	-2L				
Input Setup and Hol	Input Setup and Hold Time Relative to Global Clock Input Signal for SSTL15 Standard. <sup>(1)</sup>									
T <sub>PSFD</sub> / T <sub>PHFD</sub>	Full delay (legacy delay or default delay)	XC7A100T	2.69/-0.46	2.89/-0.46	3.34/-0.46	5.66/-0.52	ns			
Ň	global clock input and IFF <sup>(2)</sup> without MMCM/PLL with ZHOLD_DELAY on HR I/O banks	XC7A200T	3.03/-0.50	3.27/-0.50	3.79/-0.50	6.66/-0.53	ns			

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.

2. IFF = Input flip-flop or latch

3. A zero "0" hold time listing indicates no hold time or a negative hold time.

#### Table 42: Clock-Capable Clock Input Setup and Hold With MMCM

Symbol	Description	Device	1.0V		0.9V	Units	
			-3	-2/-2L	-1	-2L	
Input Setup and Hole	d Time Relative to Global Clock Input Sigr	nal for SSTL15	5 Standard.(1)	)			
T <sub>PSMMCMCC</sub> / No delay clock-capable clock input and		XC7A100T	2.44/-0.62	2.80/-0.62	3.36/-0.62	2.15/-0.49	ns
I PHMMCMCC	CMCC IFF <sup>(2)</sup> with MMCM		2.57/-0.63	2.94/-0.63	3.52/-0.63	2.32/-0.53	ns

#### Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.

2. IFF = Input flip-flop or latch

3. Use IBIS to determine any duty-cycle distortion incurred using various standards.

#### Table 43: Clock-Capable Clock Input Setup and Hold With PLL

					Speed Grade			
Symbol	Description	Device	1.0V		0.9V	Units		
			-3	-2/-2L	-1	-2L		
Input Setup and Hole	d Time Relative to Clock-Capable Clock Ir	nput Signal for	SSTL15 Sta	ndard. <sup>(1)</sup>				
T <sub>PSPLLCC</sub> /	No delay clock-capable clock input and	XC7A100T	2.78/-0.32	3.15/-0.32	3.78/-0.32	2.47/-0.60	ns	
I PHPLLCC	IFF <sup>(2)</sup> with PLL	XC7A200T	2.91/-0.33	3.29/-0.33	3.94/-0.33	2.64/-0.63	ns	

Notes:

1. Setup and hold times are measured over worst case conditions (process, voltage, temperature). Setup time is measured relative to the global clock input signal using the slowest process, highest temperature, and lowest voltage. Hold time is measured relative to the global clock input signal using the fastest process, lowest temperature, and highest voltage.

2. IFF = Input flip-flop or latch

3. Use IBIS to determine any duty-cycle distortion incurred using various standards.




Figure 3: Reference Clock Timing Parameters

#### Table 52: GTP Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	Α	All Speed Grades		Unito
Symbol	Description	Conditions	Min	Тур	Max	Units
T <sub>LOCK</sub>	Initial PLL lock		-	-	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time.	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	_	50,000	2.3 x10 <sup>6</sup>	UI

#### Table 53: GTP Transceiver User Clock Switching Characteristics<sup>(1)</sup>

			Speed Grade				
Symbol	Symbol Description			1.0V		0.9V	Units
			-3	-2/-2L	-1	-2L	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz

Notes:

1. Clocking must be implemented as described in <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide.

Symbol	Desc	ription	Min	Тур	Max	Units
F <sub>GTPRX</sub>	Serial data rate	RX oversampler not enabled	0.500	_	F <sub>GTPMAX</sub>	Gb/s
T <sub>RXELECIDLE</sub>	Time for RXELECIDLE to respon	nd to loss or restoration of data	-	10	-	ns
RX <sub>OOBVDPP</sub>	OOB detect threshold peak-to-pe	eak	60	-	150	mV
RX <sub>SST</sub>	Receiver spread-spectrum tracking <sup>(1)</sup>	Modulated @ 33 KHz	-5000	_	5000	ppm
RX <sub>RL</sub>	Run length (CID)		-	-	512	UI
RX <sub>PPMTOL</sub>	Data/REFCLK PPM offset tolera	nce	-1250	-	1250	ppm
SJ Jitter Tolerance	2)				-	
JT_SJ <sub>6.6</sub>	Sinusoidal Jitter <sup>(3)</sup>	6.6 Gb/s	0.44	_	-	UI
JT_SJ <sub>5.0</sub>	Sinusoidal Jitter <sup>(3)</sup>	5.0 Gb/s	0.44	-	-	UI
JT_SJ <sub>4.25</sub>	Sinusoidal Jitter <sup>(3)</sup>	4.25 Gb/s	0.44	I	_	UI
JT_SJ <sub>3.75</sub>	Sinusoidal Jitter <sup>(3)</sup>	3.75 Gb/s	0.44	I	_	UI
JT_SJ <sub>3.2</sub>	Sinusoidal Jitter <sup>(3)</sup>	3.2 Gb/s <sup>(4)</sup>	0.45	-	-	UI
JT_SJ <sub>3.2L</sub>	Sinusoidal Jitter <sup>(3)</sup>	3.2 Gb/s <sup>(5)</sup>	0.45	-	-	UI
JT_SJ <sub>2.5</sub>	Sinusoidal Jitter <sup>(3)</sup>	2.5 Gb/s <sup>(6)</sup>	0.5	-	-	UI
JT_SJ <sub>1.25</sub>	Sinusoidal Jitter <sup>(3)</sup>	1.25 Gb/s <sup>(7)</sup>	0.5	-	_	UI
JT_SJ <sub>500</sub>	Sinusoidal Jitter <sup>(3)</sup>	500 Mb/s	0.4	-	-	UI
SJ Jitter Tolerance	with Stressed Eye <sup>(2)</sup>				-	
JT_TJSE <sub>3.2</sub>		3.2 Gb/s	0.70	_	-	UI
JT_TJSE <sub>6.6</sub>	Total Jitter with Stressed Eye <sup>(8)</sup>	6.6 Gb/s	0.70	_	-	UI
JT_SJSE <sub>3.2</sub>	Sinusoidal Jitter with Stressed	3.2 Gb/s	0.1	_	-	UI
JT_SJSE <sub>6.6</sub>	Eye <sup>(8)</sup>	6.6 Gb/s	0.1	_	_	UI

#### Table 55: GTP Transceiver Receiver Switching Characteristics

#### Notes:

- 1. Using  $RXOUT_DIV = 1, 2, and 4$ .
- 2. All jitter values are based on a bit error ratio of  $1e^{-12}$ .
- 3. The frequency of the injected sinusoidal jitter is 10 MHz.
- 4. PLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- 5. PLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- 6. PLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- 7. PLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- 8. Composite jitter.

## **GTP Transceiver Protocol Jitter Characteristics**

For Table 56 through Table 60, the <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide contains recommended settings for optimal usage of protocol specific characteristics.

#### Table 56: Gigabit Ethernet Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units			
Gigabit Ethernet Transmitter Jitter Genera	Aigabit Ethernet Transmitter Jitter Generation						
Total transmitter jitter (T_TJ)	1250	-	0.24	UI			
Gigabit Ethernet Receiver High Frequency Jitter Tolerance							
Total receiver jitter tolerance	1250	0.749	-	UI			

#### Table 57: XAUI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units			
XAUI Transmitter Jitter Generation	(AUI Transmitter Jitter Generation						
Total transmitter jitter (T_TJ)	3125	-	0.35	UI			
XAUI Receiver High Frequency Jitter Tolerance							
Total receiver jitter tolerance	3125	0.65	_	UI			

#### Table 58: PCI Express Protocol Characteristics<sup>(1)</sup>

Standard	Description			Max	Units
PCI Express Transmitter	Jitter Generation				
PCI Express Gen 1	Total transmitter jitter	2500	-	0.25	UI
PCI Express Gen 2	Total transmitter jitter	5000	-	0.25	UI
PCI Express Receiver Hi	gh Frequency Jitter Tolerance				
PCI Express Gen 1	Total receiver jitter tolerance	2500	0.65	-	UI
PCI Express Gen 2 <sup>(2)</sup>	Receiver inherent timing error	5000	0.40	-	UI
	Receiver inherent deterministic timing error	5000	0.30	-	UI

#### Notes:

1. Tested per card electromechanical (CEM) methodology.

2. Using common REFCLK.

#### Table 59: CEI-6G Protocol Characteristics

Description	Line Rate (Mb/s)	Interface	Min	Max	Units			
CEI-6G Transmitter Jitter Gene	CEI-6G Transmitter Jitter Generation							
Total transmitter jitter <sup>(1)</sup>	4976–6375	CEI-6G-SR	-	0.3	UI			
CEI-6G Receiver High Frequency Jitter Tolerance								
Total receiver jitter tolerance <sup>(1)</sup>	4976–6375	CEI-6G-SR	0.6	-	UI			

#### Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

#### Table 60: CPRI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
CPRI Transmitter Jitter Generation				·
	614.4	-	0.35	UI
Total transmitter jitter	1228.8	-	0.35	UI
	2457.6	-	0.35	UI
	3072.0	-	0.35	UI
	4915.2	-	0.3	UI
	6144.0	-	0.3	UI
CPRI Receiver Frequency Jitter Tolerance				
	614.4	0.65	-	UI
	1228.8	0.65	-	UI
Total receiver iitter telerence	2457.6	0.65	-	UI
Total receiver jitter tolerance	3072.0	0.65	-	UI
	4915.2 <sup>(1)</sup>	0.60	_	UI
	6144.0 <sup>(1)</sup>	0.60	-	UI

Notes:

1. Tested to CEI-6G-SR.

# Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at: <a href="http://www.xilinx.com/technology/protocols/pciexpress.htm">http://www.xilinx.com/technology/protocols/pciexpress.htm</a>

#### Table 61: Maximum Performance for PCI Express Designs

			Speed Grade			
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
F <sub>PIPECLK</sub>	Pipe clock maximum frequency	250.00	250.00	250.00	250.00	MHz
FUSERCLK	User clock maximum frequency	250.00	250.00	250.00	250.00	MHz
F <sub>USERCLK2</sub>	User clock 2 maximum frequency	250.00	250.00	250.00	250.00	MHz
F <sub>DRPCLK</sub>	DRP clock maximum frequency	250.00	250.00	250.00	250.00	MHz

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Internal Configuratio	n Access Port					
F <sub>ICAPCK</sub>	Internal configuration access port (ICAPE2) clock frequency	100.00	100.00	100.00	70.00	MHz, Max
Master/Slave Serial N	Node Programming Switching					
T <sub>DCCK</sub> /T <sub>CCKD</sub>	DIN setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T <sub>CCO</sub>	DOUT clock to out	8.00	8.00	8.00	9.00	ns, Max
SelectMAP Mode Pro	gramming Switching					
T <sub>SMDCCK</sub> /T <sub>SMCCKD</sub>	D[31:00] setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
T <sub>SMCSCCK</sub> /T <sub>SMCCKCS</sub>	CSI_B setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
Т <sub>SMWCCK</sub> /Т <sub>SMCCKW</sub>	RDWR_B setup/hold	10.00/0.00	10.00/0.00	10.00/0.00	12.00/0.00	ns, Min
T <sub>SMCKCSO</sub>	CSO_B clock to out (330 $\Omega$ pull-up resistor required)	7.00	7.00	7.00	8.00	ns, Max
T <sub>SMCO</sub>	D[31:00] clock to out in readback	8.00	8.00	8.00	10.00	ns, Max
F <sub>RBCCK</sub>	Readback frequency	100.00	100.00	100.00	70.00	MHz, Max
Boundary-Scan Port	Timing Specifications					
T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>	TMS and TDI setup/hold	3.00/2.00	3.00/2.00	3.00/2.00	3.00/2.00	ns, Min
Т <sub>тсктро</sub>	TCK falling edge to TDO output	7.00	7.00	7.00	8.50	ns, Max
F <sub>TCK</sub>	TCK frequency	66.00	66.00	66.00	50.00	MHz, Max
BPI Flash Master Mo	de Programming Switching					
T <sub>BPICCO</sub> <sup>(2)</sup>	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out	8.50	8.50	8.50	10.00	ns, Max
T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>	D[15:00] setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
SPI Flash Master Mo	de Programming Switching					
T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>	D[03:00] setup/hold	3.00/0.00	3.00/0.00	3.00/0.00	3.00/0.00	ns, Min
T <sub>SPICCM</sub>	MOSI clock to out	8.00	8.00	8.00	9.00	ns, Max
T <sub>SPICCFC</sub>	FCS_B clock to out	8.00	8.00	8.00	9.00	ns, Max

#### Table 63: Configuration Switching Characteristics (Cont'd)

#### Notes:

1. To support longer delays in configuration, use the design solutions described in UG470: 7 Series FPGA Configuration User Guide.

2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

# **eFUSE** Programming Conditions

 Table 64 lists the programming conditions specifically for eFUSE. For more information, see UG470: 7 Series FPGA

 Configuration User Guide.

#### Table 64: eFUSE Programming Conditions<sup>(1)</sup>

Symbol	Description	Min	Тур	Мах	Units
I <sub>FS</sub>	V <sub>CCAUX</sub> supply current	_	_	115	mA
t j	Temperature range	15	Ι	125	°C

#### Notes:

1. The FPGA must not be configured during eFUSE programming.

# **Revision History**

The following table shows the revision history for this document:

1.0	
	Initial Xilinx release.
1.1	Revised the V <sub>OCM</sub> specification in Table 11. Updated the AC Switching Characteristics based upon the ISE 13.3 software v1.02 speed specification throughout document including Table 12 and Table 13. Added MMCM_T <sub>FBDELAY</sub> while adding MMCM_ to the symbol names of a few specifications in Table 34 and PLL to the symbol names in Table 35. In Table 36 through Table 43, updated the pin-to-pin description with the SSTL15 standard. Updated units in Table 46.
1.2	Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the AC Switching Characteristics based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade.
	Updated summary description on page 1. In Table 2, revised $V_{CCO}$ for the 3.3V HR I/O banks and updated T <sub>j</sub> . Updated the notes in Table 5. Added MGTAVCC and MGTAVTT power supply ramp times to Table 7. Rearranged Table 8, added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added Table 9 and Table 10. Revised the specifications in Table 11. Revised V <sub>IN</sub> in Table 47. Updated the eFUSE Programming Conditions section and removed the endurance table. Added the table. Revised F <sub>TXIN</sub> and F <sub>RXIN</sub> in Table 53. Revised I <sub>CCADC</sub> and updated Note 1 in Table 62. Revised DDR LVDS transmitter data width in Table 14. Removed notes from Table 24 as they are no longer applicable. Updated specifications in Table 63. Updated Note 1 in Table 33.
1.3	Reorganized entire data sheet including adding Table 40 and Table 44. Updated $T_{SOL}$ in Table 1. Updated $I_{BATT}$ and added $R_{IN\_TERM}$ to Table 3. Updated Power-On/Off Power Supply Sequencing section with regards to GTP transceivers. In Table 8, updated many parameters including SSTL135 and SSTL135_R. Removed $V_{OX}$ column and added DIFF_HSUL_12 to Table 10. Updated $V_{OL}$ in Table 11. Updated Table 14 and removed notes 2 and 3. Updated Table 15. Updated the AC Switching Characteristics based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document. In Table 27, updated Reset Delays section including Note 10 and Note 11. In Table 53, replaced $F_{TXOUT}$ with $F_{GLK}$ . Updated many of the XADC specifications in Table 62 and added Note 2. Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from

## **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <a href="http://www.xilinx.com/warranty.htm">http://www.xilinx.com/warranty.htm</a>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <a href="http://www.xilinx.com/warranty.htm#critapps">http://www.xilinx.com/warranty.htm#critapps</a>.

#### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.