

Welcome to [E-XFL.COM](#)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| | |
|--------------------------------|---|
| Product Status | Active |
| Number of LABs/CLBs | 4075 |
| Number of Logic Elements/Cells | 52160 |
| Total RAM Bits | 2764800 |
| Number of I/O | 106 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.05V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 100°C (TJ) |
| Package / Case | 238-LFBGA, CSPBGA |
| Supplier Device Package | 238-CSBGA (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc7a50t-2cpg236i |

Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

| Symbol | Description | Min | Max | Units |
|--------------------|---|-----|------|-------|
| Temperature | | | | |
| T _{STG} | Storage temperature (ambient) | -65 | 150 | °C |
| T _{SOL} | Maximum soldering temperature for Pb/Sn component bodies ⁽⁶⁾ | - | +220 | °C |
| | Maximum soldering temperature for Pb-free component bodies ⁽⁶⁾ | - | +260 | °C |
| T _j | Maximum junction temperature ⁽⁶⁾ | - | +125 | °C |

Notes:

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾

| Symbol | Description | Min | Typ | Max | Units |
|--|--|-------|------|-------------------------|-------|
| FPGA Logic | | | | | |
| V _{CCINT} | Internal supply voltage | 0.95 | 1.00 | 1.05 | V |
| | For -2L (0.9V) devices: internal supply voltage | 0.87 | 0.90 | 0.93 | V |
| V _{CCAUX} | Auxiliary supply voltage | 1.71 | 1.80 | 1.89 | V |
| V _{CCBRAM} | Block RAM supply voltage | 0.95 | 1.00 | 1.05 | V |
| V _{CCO} ⁽³⁾⁽⁴⁾ | Supply voltage for 3.3V HR I/O banks | 1.14 | - | 3.465 | V |
| V _{IN} ⁽⁵⁾ | I/O input voltage | -0.20 | - | V _{CCO} + 0.20 | V |
| | I/O input voltage for V _{REF} and differential I/O standards | -0.20 | - | 2.625 | V |
| I _{IN} ⁽⁶⁾ | Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode. | - | - | 10 | mA |
| V _{CCBATT} ⁽⁷⁾ | Battery voltage | 1.0 | - | 1.89 | V |
| GTP Transceiver | | | | | |
| V _{MGTAVCC} ⁽⁸⁾⁽⁹⁾ | Analog supply voltage for the GTP transmitter and receiver circuits | 0.97 | 1.0 | 1.03 | V |
| V _{MGTAVTT} ⁽⁸⁾⁽⁹⁾ | Analog supply voltage for the GTP transmitter and receiver termination circuits | 1.17 | 1.2 | 1.23 | V |
| XADC | | | | | |
| V _{CCADC} | XADC supply relative to GNDADC | 1.71 | 1.80 | 1.89 | V |
| V _{REFP} | Externally supplied reference voltage | 1.20 | 1.25 | 1.30 | V |

Table 6 shows the minimum current, in addition to I_{CCQ} , that is required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in **Table 5** and **Table 6** are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after V_{CCINT} is applied.

Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 6: Power-On Current for Artix-7 Devices⁽¹⁾

| Device | $I_{CCINTMIN}$ | $I_{CCAUXMIN}$ | I_{CCOMIN} | $I_{CCBRAMMIN}$ | Units |
|----------|--------------------|--------------------|-----------------------------|--------------------|-------|
| | Typ ⁽²⁾ | Typ ⁽²⁾ | Typ ⁽²⁾ | Typ ⁽²⁾ | |
| XC7A100T | $I_{CCINTQ} + 170$ | $I_{CCAUXQ} + 40$ | $I_{CCOQ} + 40$ mA per bank | $I_{CCBRAMQ} + 60$ | mA |
| XC7A200T | $I_{CCINTQ} + 340$ | $I_{CCAUXQ} + 50$ | $I_{CCOQ} + 40$ mA per bank | $I_{CCBRAMQ} + 80$ | mA |

Notes:

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate maximum power-on currents.
2. Typical values are specified at nominal voltage, 25°C.

Table 7: Power Supply Ramp Time

| Symbol | Description | Conditions | Min | Max | Units |
|-------------------|---|-----------------------------------|-----|-----|-------|
| T_{VCCINT} | Ramp time from GND to 90% of V_{CCINT} | | 0.2 | 50 | ms |
| T_{VCCO} | Ramp time from GND to 90% of V_{CCO} | | 0.2 | 50 | ms |
| T_{VCCAUX} | Ramp time from GND to 90% of V_{CCAUX} | | 0.2 | 50 | ms |
| $T_{VCCBRAM}$ | Ramp time from GND to 90% of V_{CCBRAM} | | 0.2 | 50 | ms |
| $T_{VCCO2VCCAUX}$ | Allowed time per power cycle for $V_{CCO} - V_{CCAUX} > 2.625V$ | $T_J = 100^{\circ}\text{C}^{(1)}$ | — | 500 | ms |
| | | $T_J = 85^{\circ}\text{C}^{(1)}$ | — | 800 | |
| $T_{MGTAVCC}$ | Ramp time from GND to 90% of $V_{MGTAVCC}$ | | 0.2 | 50 | ms |
| $T_{MGTAVTT}$ | Ramp time from GND to 90% of $V_{MGTAVTT}$ | | 0.2 | 50 | ms |

Notes:

1. Based on 240,000 power cycles with nominal V_{CCO} of 3.3V or 36,500 power cycles with worst case V_{CCO} of 3.465V.

Table 9: Differential SelectIO DC Input and Output Levels

| I/O Standard | V _{ICM} ⁽¹⁾ | | | V _{ID} ⁽²⁾ | | | V _{OCM} ⁽³⁾ | | | V _{OD} ⁽⁴⁾ | | |
|--------------|---------------------------------|--------|--------------------|--------------------------------|--------|--------|---------------------------------|-------------------------|-------------------------|--------------------------------|--------|--------|
| | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max | V, Min | V, Typ | V, Max |
| BLVDS_25 | 0.300 | 1.200 | 1.425 | 0.100 | — | — | — | 1.250 | — | Note 5 | | |
| MINI_LVDS_25 | 0.300 | 1.200 | V _{CCAUX} | 0.200 | 0.400 | 0.600 | 1.000 | 1.200 | 1.400 | 0.300 | 0.450 | 0.600 |
| PPDS_25 | 0.200 | 0.900 | V _{CCAUX} | 0.100 | 0.250 | 0.400 | 0.500 | 0.950 | 1.400 | 0.100 | 0.250 | 0.400 |
| RSDS_25 | 0.300 | 0.900 | 1.500 | 0.100 | 0.350 | 0.600 | 1.000 | 1.200 | 1.400 | 0.100 | 0.350 | 0.600 |
| TMDS_33 | 2.700 | 2.965 | 3.230 | 0.150 | 0.675 | 1.200 | V _{CCO} –0.405 | V _{CCO} –0.300 | V _{CCO} –0.190 | 0.400 | 0.600 | 0.800 |

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OCM} is the output common mode voltage.
4. V_{OD} is the output differential voltage (Q – \bar{Q}).
5. V_{OD} for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard | V _{ICM} ⁽¹⁾ | | | V _{ID} ⁽²⁾ | | V _{OL} ⁽³⁾ | | V _{OH} ⁽⁴⁾ | | I _{OL} | I _{OH} |
|-----------------|---------------------------------|--------|--------|--------------------------------|--------|--------------------------------|-------------------------------|--------------------------------|---------|-----------------|-----------------|
| | V, Min | V, Typ | V, Max | V, Min | V, Max | V, Max | V, Min | mA, Max | mA, Min | | |
| DIFF_HSTL_I | 0.300 | 0.750 | 1.125 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 8.00 | –8.00 | | |
| DIFF_HSTL_I_18 | 0.300 | 0.900 | 1.425 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 8.00 | –8.00 | | |
| DIFF_HSTL_II | 0.300 | 0.750 | 1.125 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 16.00 | –16.00 | | |
| DIFF_HSTL_II_18 | 0.300 | 0.900 | 1.425 | 0.100 | — | 0.400 | V _{CCO} –0.400 | 16.00 | –16.00 | | |
| DIFF_HSUL_12 | 0.300 | 0.600 | 0.850 | 0.100 | — | 20% V _{CCO} | 80% V _{CCO} | 0.100 | –0.100 | | |
| DIFF_MOBILE_DDR | 0.300 | 0.900 | 1.425 | 0.100 | — | 10% V _{CCO} | 90% V _{CCO} | 0.100 | –0.100 | | |
| DIFF_SSTL135 | 0.300 | 0.675 | 1.000 | 0.100 | — | (V _{CCO} /2) – 0.150 | (V _{CCO} /2) + 0.150 | 13.0 | –13.0 | | |
| DIFF_SSTL135_R | 0.300 | 0.675 | 1.000 | 0.100 | — | (V _{CCO} /2) – 0.150 | (V _{CCO} /2) + 0.150 | 8.9 | –8.9 | | |
| DIFF_SSTL15 | 0.300 | 0.750 | 1.125 | 0.100 | — | (V _{CCO} /2) – 0.175 | (V _{CCO} /2) + 0.175 | 13.0 | –13.0 | | |
| DIFF_SSTL15_R | 0.300 | 0.750 | 1.125 | 0.100 | — | (V _{CCO} /2) – 0.175 | (V _{CCO} /2) + 0.175 | 8.9 | –8.9 | | |
| DIFF_SSTL18_I | 0.300 | 0.900 | 1.425 | 0.100 | — | (V _{CCO} /2) – 0.470 | (V _{CCO} /2) + 0.470 | 8.00 | –8.00 | | |
| DIFF_SSTL18_II | 0.300 | 0.900 | 1.425 | 0.100 | — | (V _{CCO} /2) – 0.600 | (V _{CCO} /2) + 0.600 | 13.4 | –13.4 | | |

Notes:

1. V_{ICM} is the input common mode voltage.
2. V_{ID} is the input differential voltage (Q – \bar{Q}).
3. V_{OL} is the single-ended low-output voltage.
4. V_{OH} is the single-ended high-output voltage.

LVDS DC Specifications (LVDS_25)

See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information on the LVDS_25 standard in the HR I/O banks.

Table 11: LVDS_25 DC Specifications

| Symbol | DC Parameter | Conditions | Min | Typ | Max | Units |
|-------------|---|---|-------|-------|-------|-------|
| V_{CCO} | Supply Voltage | | 2.375 | 2.500 | 2.625 | V |
| V_{OH} | Output High Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | – | – | 1.675 | V |
| V_{OL} | Output Low Voltage for Q and \bar{Q} | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 0.700 | – | – | V |
| V_{ODIFF} | Differential Output Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 247 | 350 | 600 | mV |
| V_{OCM} | Output Common-Mode Voltage | $R_T = 100 \Omega$ across Q and \bar{Q} signals | 1.000 | 1.250 | 1.425 | V |
| V_{IDIFF} | Differential Input Voltage ($Q - \bar{Q}$), Q = High ($\bar{Q} - Q$), \bar{Q} = High | | 100 | 350 | 600 | mV |
| V_{ICM} | Input Common-Mode Voltage | | 0.300 | 1.200 | 1.425 | V |

AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in v1.07 from the 14.4/2012.4 device pack for ISE® Design Suite14.4 and Vivado® Design Suite 2012.4 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the 14.4/2012.4 device pack for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 12](#) correlates the current status of each Artix-7 device on a per speed grade basis.

[Table 12: Artix-7 Device Speed Grade Designations](#)

| Device | Speed Grade Designations | | |
|----------|--------------------------|-------------|------------------------|
| | Advance | Preliminary | Production |
| XC7A100T | -2L (0.9V) | | -3, -2, -2L (1.0V), -1 |
| XC7A200T | -2L (0.9V) | | -3, -2, -2L (1.0V), -1 |

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 13](#) lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

[Table 13: Artix-7 Device Production Software and Speed Specification Release](#)

| Device | Speed Grade | | | |
|----------|---|--------|----|------|
| | 1.0V | | | 0.9V |
| | -3 | -2/-2L | -1 | -2L |
| XC7A100T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 | | | |
| XC7A200T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 | | | |

Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard | T _{IOPI} | | | | T _{IOOP} | | | | T _{IOTP} | | | | Units | |
|------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|--|
| | Speed Grade | | | | Speed Grade | | | | Speed Grade | | | | | |
| | 1.0V | | 0.9V | | 1.0V | | 0.9V | | 1.0V | | 0.9V | | | |
| | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | -3 | -2/-2L | -1 | -2L | | |
| LVCMOS15_F4 | 0.77 | 0.86 | 0.93 | 0.98 | 1.85 | 1.97 | 2.23 | 2.27 | 2.42 | 2.63 | 3.06 | 2.92 | ns | |
| LVCMOS15_F8 | 0.77 | 0.86 | 0.93 | 0.98 | 1.60 | 1.72 | 1.98 | 2.21 | 2.17 | 2.38 | 2.81 | 2.86 | ns | |
| LVCMOS15_F12 | 0.77 | 0.86 | 0.93 | 0.98 | 1.35 | 1.47 | 1.73 | 1.96 | 1.92 | 2.13 | 2.56 | 2.61 | ns | |
| LVCMOS15_F16 | 0.77 | 0.86 | 0.93 | 0.98 | 1.34 | 1.46 | 1.71 | 1.94 | 1.90 | 2.12 | 2.54 | 2.59 | ns | |
| LVCMOS12_S4 | 0.87 | 0.95 | 1.02 | 1.08 | 2.57 | 2.69 | 2.95 | 3.18 | 3.14 | 3.35 | 3.78 | 3.83 | ns | |
| LVCMOS12_S8 | 0.87 | 0.95 | 1.02 | 1.08 | 2.09 | 2.21 | 2.46 | 2.69 | 2.65 | 2.87 | 3.29 | 3.34 | ns | |
| LVCMOS12_S12 | 0.87 | 0.95 | 1.02 | 1.08 | 1.79 | 1.91 | 2.17 | 2.40 | 2.36 | 2.57 | 2.99 | 3.05 | ns | |
| LVCMOS12_F4 | 0.87 | 0.95 | 1.02 | 1.08 | 1.98 | 2.10 | 2.35 | 2.58 | 2.54 | 2.76 | 3.18 | 3.23 | ns | |
| LVCMOS12_F8 | 0.87 | 0.95 | 1.02 | 1.08 | 1.54 | 1.66 | 1.92 | 2.15 | 2.11 | 2.32 | 2.75 | 2.80 | ns | |
| LVCMOS12_F12 | 0.87 | 0.95 | 1.02 | 1.08 | 1.38 | 1.51 | 1.76 | 1.97 | 1.95 | 2.16 | 2.59 | 2.62 | ns | |
| SSTL135_S | 0.67 | 0.75 | 0.82 | 0.87 | 1.35 | 1.47 | 1.73 | 1.93 | 1.92 | 2.13 | 2.56 | 2.58 | ns | |
| SSTL15_S | 0.60 | 0.68 | 0.75 | 0.80 | 1.30 | 1.43 | 1.68 | 1.88 | 1.87 | 2.09 | 2.51 | 2.53 | ns | |
| SSTL18_I_S | 0.67 | 0.75 | 0.82 | 0.87 | 1.67 | 1.79 | 2.04 | 2.24 | 2.23 | 2.45 | 2.87 | 2.89 | ns | |
| SSTL18_II_S | 0.67 | 0.75 | 0.82 | 0.87 | 1.31 | 1.43 | 1.68 | 1.91 | 1.87 | 2.09 | 2.51 | 2.56 | ns | |
| DIFF_SSTL135_S | 0.68 | 0.76 | 0.83 | 0.87 | 1.35 | 1.47 | 1.73 | 1.93 | 1.92 | 2.13 | 2.56 | 2.58 | ns | |
| DIFF_SSTL15_S | 0.68 | 0.76 | 0.83 | 0.87 | 1.30 | 1.43 | 1.68 | 1.88 | 1.87 | 2.09 | 2.51 | 2.53 | ns | |
| DIFF_SSTL18_I_S | 0.71 | 0.79 | 0.86 | 0.87 | 1.68 | 1.80 | 2.06 | 2.24 | 2.25 | 2.46 | 2.89 | 2.89 | ns | |
| DIFF_SSTL18_II_S | 0.71 | 0.79 | 0.86 | 0.87 | 1.38 | 1.51 | 1.76 | 1.94 | 1.95 | 2.17 | 2.59 | 2.59 | ns | |
| SSTL135_F | 0.67 | 0.75 | 0.82 | 0.87 | 1.12 | 1.24 | 1.49 | 1.71 | 1.69 | 1.90 | 2.32 | 2.36 | ns | |
| SSTL15_F | 0.60 | 0.68 | 0.75 | 0.80 | 1.07 | 1.19 | 1.45 | 1.68 | 1.64 | 1.85 | 2.28 | 2.33 | ns | |
| SSTL18_I_F | 0.67 | 0.75 | 0.82 | 0.87 | 1.12 | 1.24 | 1.49 | 1.72 | 1.69 | 1.90 | 2.32 | 2.37 | ns | |
| SSTL18_II_F | 0.67 | 0.75 | 0.82 | 0.87 | 1.12 | 1.24 | 1.49 | 1.71 | 1.69 | 1.90 | 2.32 | 2.36 | ns | |
| DIFF_SSTL135_F | 0.68 | 0.76 | 0.83 | 0.87 | 1.12 | 1.24 | 1.49 | 1.71 | 1.69 | 1.90 | 2.32 | 2.36 | ns | |
| DIFF_SSTL15_F | 0.68 | 0.76 | 0.83 | 0.87 | 1.07 | 1.19 | 1.45 | 1.68 | 1.64 | 1.85 | 2.28 | 2.33 | ns | |
| DIFF_SSTL18_I_F | 0.71 | 0.79 | 0.86 | 0.87 | 1.23 | 1.35 | 1.60 | 1.80 | 1.79 | 2.01 | 2.43 | 2.45 | ns | |
| DIFF_SSTL18_II_F | 0.71 | 0.79 | 0.86 | 0.87 | 1.21 | 1.33 | 1.59 | 1.79 | 1.78 | 1.99 | 2.42 | 2.44 | ns | |

Table 17 specifies the values of T_{IOTPHZ} and T_{IOIBUFDISABLE}. T_{IOTPHZ} is described as the delay from the T pin to the IOB pad through the output buffer of an IOB pad, when 3-state is enabled (i.e., a high impedance state). T_{IOIBUFDISABLE} is described as the IOB delay from IBUFDISABLE to O output. In HR I/O banks, the internal IN_TERM termination turn-off time is always faster than T_{IOTPHZ} when the INTERMDISABLE pin is used.

Table 17: IOB 3-state Output Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units | |
|----------------------------|--|-------------|--------|------|------|-------|--|
| | | 1.0V | | 0.9V | | | |
| | | -3 | -2/-2L | -1 | -2L | | |
| T _{IOTPHZ} | T input to pad high-impedance | 2.06 | 2.19 | 2.37 | 2.19 | ns | |
| T _{IOIBUFDISABLE} | IBUF turn-on time from IBUFDISABLE to O output | 2.11 | 2.30 | 2.60 | 2.30 | ns | |

Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|--|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold for Control Lines | | | | | | |
| T _{ISCCCK_BITSILIP} /T _{ISCKC_BITSILIP} | BITSLIP pin setup/hold with respect to CLKDIV | 0.01/0.14 | 0.02/0.15 | 0.02/0.17 | 0.02/0.21 | ns |
| T _{ISCCCK_CE} / T _{ISCKC_CE} ⁽²⁾ | CE pin setup/hold with respect to CLK (for CE1) | 0.45/-0.01 | 0.50/-0.01 | 0.72/-0.01 | 0.35/-0.11 | ns |
| T _{ISCCCK_CE2} / T _{ISCKC_CE2} ⁽²⁾ | CE pin setup/hold with respect to CLKDIV (for CE2) | -0.10/0.33 | -0.10/0.36 | -0.10/0.40 | -0.17/0.40 | ns |
| Setup/Hold for Data Lines | | | | | | |
| T _{ISDCK_D} /T _{ISCKD_D} | D pin setup/hold with respect to CLK | -0.02/0.12 | -0.02/0.14 | -0.02/0.17 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY} /T _{ISCKD_DDLY} | DDLY pin setup/hold with respect to CLK (using IDELAY) ⁽¹⁾ | -0.02/0.12 | -0.02/0.14 | -0.02/0.17 | -0.03/0.19 | ns |
| T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR} | D pin setup/hold with respect to CLK at DDR mode | -0.02/0.12 | -0.02/0.14 | -0.02/0.17 | -0.04/0.19 | ns |
| T _{ISDCK_DDLY_DDR} /T _{ISCKD_DDLY_DDR} | D pin setup/hold with respect to CLK at DDR mode (using IDELAY) ⁽¹⁾ | 0.12/0.12 | 0.14/0.14 | 0.17/0.17 | 0.19/0.19 | ns |
| Sequential Delays | | | | | | |
| T _{ISCKO_Q} | CLKDIV to out at Q pin | 0.53 | 0.54 | 0.66 | 0.67 | ns |
| Propagation Delays | | | | | | |
| T _{ISDO_DO} | D input to DO output pin | 0.11 | 0.11 | 0.13 | 0.14 | ns |

Notes:

1. Recorded at 0 tap value.
2. T_{ISCCCK_CE2} and T_{ISCKC_CE2} are reported as T_{ISCCCK_CE}/T_{ISCKC_CE} in TRACE report.

Output Serializer/Deserializer Switching Characteristics

Table 21: OSERDES Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup/Hold | | | | | | |
| T _{OSDCK_D} /T _{OSCKD_D} | D input setup/hold with respect to CLKDIV | 0.42/0.03 | 0.45/0.03 | 0.63/0.03 | 0.44/-0.25 | ns |
| T _{OSDCK_T} /T _{OSCKD_T} ⁽¹⁾ | T input setup/hold with respect to CLK | 0.69/-0.13 | 0.73/-0.13 | 0.88/-0.13 | 0.60/-0.25 | ns |
| T _{OSDCK_T2} /T _{OSCKD_T2} ⁽¹⁾ | T input setup/hold with respect to CLKDIV | 0.31/-0.13 | 0.34/-0.13 | 0.39/-0.13 | 0.46/-0.25 | ns |
| T _{oscck_oce} /T _{osckc_oce} | OCE input setup/hold with respect to CLK | 0.32/0.58 | 0.34/0.58 | 0.51/0.58 | 0.21/-0.15 | ns |
| T _{oscck_s} | SR (reset) input setup with respect to CLKDIV | 0.47 | 0.52 | 0.85 | 0.70 | ns |
| T _{oscck_tce} /T _{osckc_tce} | TCE input setup/hold with respect to CLK | 0.32/0.01 | 0.34/0.01 | 0.51/0.01 | 0.22/-0.15 | ns |
| Sequential Delays | | | | | | |
| T _{osccko_oq} | Clock to out from CLK to OQ | 0.40 | 0.42 | 0.48 | 0.54 | ns |
| T _{osccko_tq} | Clock to out from CLK to TQ | 0.47 | 0.49 | 0.56 | 0.63 | ns |
| Combinatorial | | | | | | |
| T _{osdo_ttq} | T input to TQ Out | 0.83 | 0.92 | 1.11 | 1.18 | ns |

Notes:

- T_{OSDCK_T2} and T_{OSCKD_T2} are reported as T_{OSDCK_T}/T_{OSCKD_T} in TRACE report.

Table 23: IO_FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|--|------------------------|-------------|------------|------------|------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| IO_FIFO Clock to Out Delays | | | | | | |
| T _{OFFCKO_DO} | RDCLK to Q outputs | 0.55 | 0.60 | 0.68 | 0.81 | ns |
| T _{CKO_FLAGS} | Clock to IO_FIFO flags | 0.55 | 0.61 | 0.77 | 0.55 | ns |
| Setup/Hold | | | | | | |
| T _{CCK_D/T_{CKC_D}} | D inputs to WRCLK | 0.47/0.02 | 0.51/0.02 | 0.58/0.02 | 0.76/-0.05 | ns |
| T _{IFFCCK_WREN/T_{IFFCKC_WREN}} | WREN to WRCLK | 0.42/-0.01 | 0.47/-0.01 | 0.53/-0.01 | 0.70/-0.05 | ns |
| T _{OFFCCK_RDEN/T_{OFFCKC_RDEN}} | RDEN to RDCLK | 0.53/0.02 | 0.58/0.02 | 0.66/0.02 | 0.79/-0.02 | ns |
| Minimum Pulse Width | | | | | | |
| T _{PWH_IO_FIFO} | RESET, RDCLK, WRCLK | 1.62 | 2.15 | 2.15 | 2.15 | ns |
| T _{PWL_IO_FIFO} | RESET, RDCLK, WRCLK | 1.62 | 2.15 | 2.15 | 2.15 | ns |
| Maximum Frequency | | | | | | |
| F _{MAX} | RDCLK and WRCLK | 266.67 | 200.00 | 200.00 | 200.00 | MHz |

Block RAM and FIFO Switching Characteristics

Table 27: Block RAM and FIFO Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units |
|---|---|-------------|-----------|-----------|-----------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Block RAM and FIFO Clock-to-Out Delays | | | | | | |
| T _{RCKO_DO} and T _{RCKO_DO_REG} ⁽¹⁾ | Clock CLK to DOUT output (without output register) ⁽²⁾⁽³⁾ | 1.85 | 2.13 | 2.46 | 2.87 | ns, Max |
| | Clock CLK to DOUT output (with output register) ⁽⁴⁾⁽⁵⁾ | 0.64 | 0.74 | 0.89 | 1.02 | ns, Max |
| T _{RCKO_DO_ECC} and T _{RCKO_DO_ECC_REG} | Clock CLK to DOUT output with ECC (without output register) ⁽²⁾⁽³⁾ | 2.77 | 3.04 | 3.84 | 5.30 | ns, Max |
| | Clock CLK to DOUT output with ECC (with output register) ⁽⁴⁾⁽⁵⁾ | 0.73 | 0.81 | 0.94 | 1.11 | ns, Max |
| T _{RCKO_DO_CASCOUP} and T _{RCKO_DO_CASCOUP_REG} | Clock CLK to DOUT output with cascade (without output register) ⁽²⁾ | 2.61 | 2.88 | 3.30 | 3.76 | ns, Max |
| | Clock CLK to DOUT output with cascade (with output register) ⁽⁴⁾ | 1.16 | 1.28 | 1.46 | 1.56 | ns, Max |
| T _{RCKO_FLAGS} | Clock CLK to FIFO flags outputs ⁽⁶⁾ | 0.76 | 0.87 | 1.05 | 1.14 | ns, Max |
| T _{RCKO_POINTERS} | Clock CLK to FIFO pointers outputs ⁽⁷⁾ | 0.94 | 1.02 | 1.15 | 1.30 | ns, Max |
| T _{RCKO_PARITY_ECC} | Clock CLK to ECCPARITY in ECC encode only mode | 0.78 | 0.85 | 0.94 | 1.10 | ns, Max |
| T _{RCKO_SDBIT_ECC} and T _{RCKO_SDBIT_ECC_REG} | Clock CLK to BITERR (without output register) | 2.56 | 2.81 | 3.55 | 4.90 | ns, Max |
| | Clock CLK to BITERR (with output register) | 0.68 | 0.76 | 0.89 | 1.05 | ns, Max |
| T _{RCKO_RDADDR_ECC} and T _{RCKO_RDADDR_ECC_REG} | Clock CLK to RDADDR output with ECC (without output register) | 0.75 | 0.88 | 1.07 | 1.15 | ns, Max |
| | Clock CLK to RDADDR output with ECC (with output register) | 0.84 | 0.93 | 1.08 | 1.29 | ns, Max |
| Setup and Hold Times Before/After Clock CLK | | | | | | |
| T _{RCKC_ADDRA} /T _{RCKC_ADDRA} | ADDR inputs ⁽⁸⁾ | 0.45/0.31 | 0.49/0.33 | 0.57/0.36 | 0.77/0.45 | ns, Min |
| T _{RDCK_DI_WF_NC} /T _{RCKD_DI_WF_NC} | Data input setup/hold time when block RAM is configured in WRITE_FIRST or NO_CHANGE mode ⁽⁹⁾ | 0.58/0.60 | 0.65/0.63 | 0.74/0.67 | 0.92/0.76 | ns, Min |
| T _{RDCK_DI_RF} /T _{RCKD_DI_RF} | Data input setup/hold time when block RAM is configured in READ_FIRST mode ⁽⁹⁾ | 0.20/0.29 | 0.22/0.34 | 0.25/0.41 | 0.29/0.38 | ns, Min |
| T _{RDCK_DI_ECC} /T _{RCKD_DI_ECC} | DIN inputs with block RAM ECC in standard mode ⁽⁹⁾ | 0.50/0.43 | 0.55/0.46 | 0.63/0.50 | 0.78/0.54 | ns, Min |
| T _{RDCK_DI_ECCW} /T _{RCKD_DI_ECCW} | DIN inputs with block RAM ECC encode only ⁽⁹⁾ | 0.93/0.43 | 1.02/0.46 | 1.17/0.50 | 1.38/0.48 | ns, Min |
| T _{RDCK_DI_ECC_FIFO} /T _{RCKD_DI_ECC_FIFO} | DIN inputs with FIFO ECC in standard mode ⁽⁹⁾ | 1.04/0.56 | 1.15/0.59 | 1.32/0.64 | 1.55/0.77 | ns, Min |
| T _{RCKC_INJECTBITERR} /T _{RCKC_INJECTBITERR} | Inject single/double bit error in ECC mode | 0.58/0.35 | 0.64/0.37 | 0.74/0.40 | 0.92/0.48 | ns, Min |
| T _{RCKC_EN} /T _{RCKC_EN} | Block RAM enable (EN) input | 0.35/0.20 | 0.39/0.21 | 0.45/0.23 | 0.57/0.26 | ns, Min |
| T _{RCKC_REGCE} /T _{RCKC_REGCE} | CE input of output register | 0.24/0.15 | 0.29/0.15 | 0.36/0.16 | 0.40/0.19 | ns, Min |
| T _{RCKC_RSTREG} /T _{RCKC_RSTREG} | Synchronous RSTREG input | 0.29/0.07 | 0.32/0.07 | 0.35/0.07 | 0.41/0.07 | ns, Min |

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|--|-------------|------------|------------|------------|---------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T _{RCKC_RSTRAM} /T _{RCKC_RSTRAM} | Synchronous RSTRAM input | 0.32/0.42 | 0.34/0.43 | 0.36/0.46 | 0.40/0.47 | ns, Min |
| T _{RCKC_WEA} /T _{RCKC_WEA} | Write enable (WE) input (block RAM only) | 0.44/0.18 | 0.48/0.19 | 0.54/0.20 | 0.64/0.23 | ns, Min |
| T _{RCKC_WREN} /T _{RCKC_WREN} | WREN FIFO inputs | 0.46/0.30 | 0.46/0.35 | 0.47/0.43 | 0.77/0.44 | ns, Min |
| T _{RCKC_RDEN} /T _{RCKC_RDEN} | RDEN FIFO inputs | 0.42/0.30 | 0.43/0.35 | 0.43/0.43 | 0.71/0.44 | ns, Min |
| Reset Delays | | | | | | |
| T _{RCO_FLAGS} | Reset RST to FIFO flags/pointers ⁽¹⁰⁾ | 0.90 | 0.98 | 1.10 | 1.25 | ns, Max |
| T _{RREC_RST} /T _{RREM_RST} | FIFO reset recovery and removal timing ⁽¹¹⁾ | 1.87/-0.81 | 2.07/-0.81 | 2.37/-0.81 | 2.44/-0.71 | ns, Max |
| Maximum Frequency | | | | | | |
| F _{MAX_BRAM_WF_NC} | Block RAM (write first and no change modes) when not in SDP RF mode | 509.68 | 460.83 | 388.20 | 315.66 | MHz |
| F _{MAX_BRAM_RF_PERFORMANCE} | Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B | 509.68 | 460.83 | 388.20 | 315.66 | MHz |
| F _{MAX_BRAM_RF_DELAYED_WRITE} | Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses | 447.63 | 404.53 | 339.67 | 268.96 | MHz |
| F _{MAX_CAS_WF_NC} | Block RAM cascade (write first, no change mode) when cascade but not in RF mode | 467.07 | 418.59 | 345.78 | 273.30 | MHz |
| F _{MAX_CAS_RF_PERFORMANCE} | Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled | 467.07 | 418.59 | 345.78 | 273.30 | MHz |
| F _{MAX_CAS_RF_DELAYED_WRITE} | When in cascade RF mode and there is a possibility of address overlap between port A and port B | 405.35 | 362.19 | 297.35 | 226.60 | MHz |
| F _{MAX_FIFO} | FIFO in all modes without ECC | 509.68 | 460.83 | 388.20 | 315.66 | MHz |
| F _{MAX_ECC} | Block RAM and FIFO in ECC configuration | 410.34 | 365.10 | 297.53 | 215.38 | MHz |

Notes:

1. TRACE will report all of these parameters as T_{RCKO_DO}.
2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
3. These parameters also apply to synchronous FIFO with DO_REG = 0.
4. T_{RCKO_DO} includes T_{RCKO_DOP} as well as the B port equivalent timing parameters.
5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
6. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY}, T_{RCKO_AFULL}, T_{RCKO_EMPTY}, T_{RCKO_FULL}, T_{RCKO_RDERR}, T_{RCKO_WRERR}.
7. T_{RCKO_POINTERS} includes both T_{RCKO_RDCOUNT} and T_{RCKO_WRCOUNT}.
8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
9. These parameters include both A and B inputs as well as the parity inputs of A and B.
10. T_{RCO_FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Table 28: DSP48E1 Switching Characteristics (Cont'd)

| Symbol | Description | Speed Grade | | | | Units |
|--|---|---------------|---------------|---------------|---------------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| Setup and Hold Times of the RST Pins | | | | | | |
| $T_{DSPDCK_RSTA; RSTB_AREG; BREG}/T_{DSPCKD_RSTA; RSTB_AREG; BREG}$ | {RSTA, RSTB} input to {A, B} register CLK | 0.41/ 0.11 | 0.46/ 0.13 | 0.55/ 0.15 | 0.63/ 0.40 | ns |
| $T_{DSPDCK_RSTC_CREG}/T_{DSPCKD_RSTC_CREG}$ | RSTC input to C register CLK | 0.07/ 0.10 | 0.08/ 0.11 | 0.09/ 0.12 | 0.13/ 0.11 | ns |
| $T_{DSPDCK_RSTD_DREG}/T_{DSPCKD_RSTD_DREG}$ | RSTD input to D register CLK | 0.44/ 0.07 | 0.50/ 0.08 | 0.59/ 0.09 | 0.67/ 0.08 | ns |
| $T_{DSPDCK_RSTM_MREG}/T_{DSPCKD_RSTM_MREG}$ | RSTM input to M register CLK | 0.21/ 0.22 | 0.23/ 0.24 | 0.27/ 0.28 | 0.28/ 0.35 | ns |
| $T_{DSPDCK_RSTP_PREG}/T_{DSPCKD_RSTP_PREG}$ | RSTP input to P register CLK | 0.27/ 0.01 | 0.30/ 0.01 | 0.35/ 0.01 | 0.43/ 0.00 | ns |
| Combinatorial Delays from Input Pins to Output Pins | | | | | | |
| $T_{DSPDO_A_CARRYOUT_MULT}$ | A input to CARRYOUT output using multiplier | 3.79 | 4.35 | 5.18 | 6.61 | ns |
| $T_{DSPDO_D_P_MULT}$ | D input to P output using multiplier | 3.72 | 4.26 | 5.07 | 6.41 | ns |
| $T_{DSPDO_B_P}$ | B input to P output not using multiplier | 1.53 | 1.75 | 2.08 | 2.48 | ns |
| $T_{DSPDO_C_P}$ | C input to P output | 1.33 | 1.53 | 1.82 | 2.22 | ns |
| Combinatorial Delays from Input Pins to Cascading Output Pins | | | | | | |
| $T_{DSPDO_A; B}_ACOUT; BCOUT}$ | {A, B} input to {ACOUT, BCOUT} output | 0.55 | 0.63 | 0.74 | 0.87 | ns |
| $T_{DSPDO_A, B}_CARRYCASOUT_MULT}$ | {A, B} input to CARRYCASOUT output using multiplier | 4.06 | 4.65 | 5.54 | 7.03 | ns |
| $T_{DSPDO_D}_CARRYCASOUT_MULT$ | D input to CARRYCASOUT output using multiplier | 3.97 | 4.54 | 5.40 | 6.81 | ns |
| $T_{DSPDO_A, B}_CARRYCASOUT$ | {A, B} input to CARRYCASOUT output not using multiplier | 1.77 | 2.03 | 2.41 | 2.88 | ns |
| $T_{DSPDO_C}_CARRYCASOUT$ | C input to CARRYCASOUT output | 1.58 | 1.81 | 2.15 | 2.62 | ns |
| Combinatorial Delays from Cascading Input Pins to All Output Pins | | | | | | |
| $T_{DSPDO_ACIN_P_MULT}$ | ACIN input to P output using multiplier | 3.65 | 4.19 | 5.00 | 6.40 | ns |
| $T_{DSPDO_ACIN_P}$ | ACIN input to P output not using multiplier | 1.37 | 1.57 | 1.88 | 2.44 | ns |
| $T_{DSPDO_ACIN_ACOUT}$ | ACIN input to ACOUT output | 0.38 | 0.44 | 0.53 | 0.63 | ns |
| $T_{DSPDO_ACIN}_CARRYCASOUT_MULT$ | ACIN input to CARRYCASOUT output using multiplier | 3.90 | 4.47 | 5.33 | 6.79 | ns |
| $T_{DSPDO_ACIN}_CARRYCASOUT$ | ACIN input to CARRYCASOUT output not using multiplier | 1.61 | 1.85 | 2.21 | 2.84 | ns |
| $T_{DSPDO_PCIN_P}$ | PCIN input to P output | 1.11 | 1.28 | 1.52 | 1.82 | ns |
| $T_{DSPDO_PCIN}_CARRYCASOUT$ | PCIN input to CARRYCASOUT output | 1.36 | 1.56 | 1.85 | 2.21 | ns |
| Clock to Outs from Output Register Clock to Output Pins | | | | | | |
| $T_{DSPCKO_P_PREG}$ | CLK PREG to P output | 0.33 | 0.37 | 0.44 | 0.54 | ns |
| $T_{DSPCKO}_CARRYCASOUT_PREG$ | CLK PREG to CARRYCASOUT output | 0.52 | 0.59 | 0.69 | 0.84 | ns |

Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| T_BHCKO_O | BUFH delay from I to O | 0.10 | 0.11 | 0.13 | 0.16 | ns |
| T_BHCKC_CE/T_BHCKC_CE | CE pin setup and hold | 0.19/0.13 | 0.22/0.15 | 0.28/0.21 | 0.35/0.08 | ns |
| Maximum Frequency | | | | | | |
| F_MAX_BUHF | Horizontal clock buffer (BUFH) | 628.00 | 628.00 | 464.00 | 394.00 | MHz |

Table 33: Duty Cycle Distortion and Clock-Tree Skew

| Symbol | Description | Device | Speed Grade | | | | Units |
|-------------|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| T_DCD_CLK | Global clock tree duty-cycle distortion ⁽¹⁾ | All | 0.20 | 0.20 | 0.20 | 0.25 | ns |
| T_CKSKEW | Global clock tree skew ⁽²⁾ | XC7A100T | 0.27 | 0.33 | 0.36 | 0.48 | ns |
| | | XC7A200T | 0.40 | 0.48 | 0.54 | 0.69 | ns |
| T_DCD_BUFIO | I/O clock tree duty cycle distortion | All | 0.14 | 0.14 | 0.14 | 0.14 | ns |
| T_BUFIOSKEW | I/O clock tree skew across one clock region | All | 0.03 | 0.03 | 0.03 | 0.03 | ns |
| T_DCD_BUFR | Regional clock tree duty cycle distortion | All | 0.18 | 0.18 | 0.18 | 0.18 | ns |

Notes:

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The T_CKSKEW value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

MMCM Switching Characteristics

Table 34: MMCM Specification

| Symbol | Description | Speed Grade | | | | Units |
|------------------|---|---|---------|---------|---------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| MMCM_F_INMAX | Maximum input clock frequency | 800.00 | 800.00 | 800.00 | 800.00 | MHz |
| MMCM_F_INMIN | Minimum input clock frequency | 10.00 | 10.00 | 10.00 | 10.00 | MHz |
| MMCM_F_INJITTER | Maximum input clock period jitter | < 20% of clock input period or 1 ns Max | | | | |
| MMCM_F_INDUTY | Allowable input duty cycle: 10—49 MHz | 25 | 25 | 25 | 25 | % |
| | Allowable input duty cycle: 50—199 MHz | 30 | 30 | 30 | 30 | % |
| | Allowable input duty cycle: 200—399 MHz | 35 | 35 | 35 | 35 | % |
| | Allowable input duty cycle: 400—499 MHz | 40 | 40 | 40 | 40 | % |
| | Allowable input duty cycle: >500 MHz | 45 | 45 | 45 | 45 | % |
| MMCM_F_MIN_PSCLK | Minimum dynamic phase-shift clock frequency | 0.01 | 0.01 | 0.01 | 0.01 | MHz |
| MMCM_F_MAX_PSCLK | Maximum dynamic phase-shift clock frequency | 550.00 | 500.00 | 450.00 | 450.00 | MHz |
| MMCM_F_VCOMIN | Minimum MMCM VCO frequency | 600.00 | 600.00 | 600.00 | 600.00 | MHz |
| MMCM_F_VCOMAX | Maximum MMCM VCO frequency | 1600.00 | 1440.00 | 1200.00 | 1200.00 | MHz |

PLL Switching Characteristics

Table 35: PLL Specification

| Symbol | Description | Speed Grade | | | | Units |
|--------------------------------|---|---|---------|---------|---------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| PLL_F _{INMAX} | Maximum input clock frequency | 800.00 | 800.00 | 800.00 | 800.00 | MHz |
| PLL_F _{INMIN} | Minimum input clock frequency | 19.00 | 19.00 | 19.00 | 19.00 | MHz |
| PLL_F _{INJITTER} | Maximum input clock period jitter | < 20% of clock input period or 1 ns Max | | | | |
| PLL_F _{INDUTY} | Allowable input duty cycle: 19—49 MHz | 25 | 25 | 25 | 25 | % |
| | Allowable input duty cycle: 50—199 MHz | 30 | 30 | 30 | 30 | % |
| | Allowable input duty cycle: 200—399 MHz | 35 | 35 | 35 | 35 | % |
| | Allowable input duty cycle: 400—499 MHz | 40 | 40 | 40 | 40 | % |
| | Allowable input duty cycle: >500 MHz | 45 | 45 | 45 | 45 | % |
| PLL_F _{VCOMIN} | Minimum PLL VCO frequency | 800.00 | 800.00 | 800.00 | 800.00 | MHz |
| PLL_F _{VCOMAX} | Maximum PLL VCO frequency | 2133.00 | 1866.00 | 1600.00 | 1600.00 | MHz |
| PLL_F _{BANDWIDTH} | Low PLL bandwidth at typical ⁽¹⁾ | 1.00 | 1.00 | 1.00 | 1.00 | MHz |
| | High PLL bandwidth at typical ⁽¹⁾ | 4.00 | 4.00 | 4.00 | 4.00 | MHz |
| PLL_T _{STATPHAOFFSET} | Static phase offset of the PLL outputs ⁽²⁾ | 0.12 | 0.12 | 0.12 | 0.12 | ns |
| PLL_T _{OUTJITTER} | PLL output jitter | Note 3 | | | | |
| PLL_T _{OUTDUTY} | PLL output clock duty-cycle precision ⁽⁴⁾ | 0.20 | 0.20 | 0.20 | 0.25 | ns |
| PLL_T _{LOCKMAX} | PLL maximum lock time | 100.00 | 100.00 | 100.00 | 100.00 | μs |
| PLL_F _{OUTMAX} | PLL maximum output frequency | 800.00 | 800.00 | 800.00 | 800.00 | MHz |
| PLL_F _{OUTMIN} | PLL minimum output frequency ⁽⁵⁾ | 6.25 | 6.25 | 6.25 | 6.25 | MHz |
| PLL_T _{EXTFDVAR} | External clock feedback variation | < 20% of clock input period or 1 ns Max | | | | |
| PLL_RST _{MINPULSE} | Minimum reset pulse width | 5.00 | 5.00 | 5.00 | 5.00 | ns |
| PLL_F _{PFDMAX} | Maximum frequency at the phase frequency detector | 550.00 | 500.00 | 450.00 | 450.00 | MHz |
| PLL_F _{PFDMIN} | Minimum frequency at the phase frequency detector | 19.00 | 19.00 | 19.00 | 19.00 | MHz |
| PLL_T _{FBDELAY} | Maximum delay in the feedback path | 3 ns Max or one CLKIN cycle | | | | |

Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK

| | | | | | | |
|--|----------------------------------|-----------|-----------|-----------|-----------|----------|
| T _{PLLDCK_DADDR} /T _{PLLCKD_DADDR} | Setup and hold of D address | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |
| T _{PLLDCK_DI} /T _{PLLCKD_DI} | Setup and hold of D input | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |
| T _{PLLDCK_DEN} /T _{PLLCKD_DEN} | Setup and hold of D enable | 1.76/0.00 | 1.97/0.00 | 2.29/0.00 | 2.40/0.00 | ns, Min |
| T _{PLLDCK_DWE} /T _{PLLCKD_DWE} | Setup and hold of D write enable | 1.25/0.15 | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min |
| T _{PLLCKO_DRDY} | CLK to out of DRDY | 0.65 | 0.72 | 0.99 | 0.99 | ns, Max |
| F _{DCK} | DCLK frequency | 200.00 | 200.00 | 200.00 | 100.00 | MHz, Max |

Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.
See http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm.
4. Includes global clock buffer.
5. Calculated as F_{VCO}/128 assuming output duty cycle is 50%.

Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|--|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. | | | | | | | |
| TICKOF | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region) | XC7A100T | 5.14 | 5.74 | 6.72 | 7.64 | ns |
| | | XC7A200T | 5.47 | 6.11 | 7.16 | 8.10 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)

| Symbol | Description | Device | Speed Grade | | | | Units |
|---|---|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. | | | | | | | |
| TICKOFFAR | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region) | XC7A100T | 5.38 | 6.01 | 7.02 | 7.96 | ns |
| | | XC7A200T | 6.17 | 6.89 | 8.05 | 9.05 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

Table 38: Clock-Capable Clock Input to Output Delay With MMCM

| Symbol | Description | Device | Speed Grade | | | | Units |
|--|---|----------|-------------|--------|------|------|-------|
| | | | 1.0V | | 0.9V | | |
| | | | -3 | -2/-2L | -1 | -2L | |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. | | | | | | | |
| TICKOFMMCMCC | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7A100T | 0.89 | 0.94 | 0.96 | 1.81 | ns |
| | | XC7A200T | 0.90 | 0.97 | 1.01 | 1.86 | ns |

Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 48 summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 48: GTP Transceiver Clock DC Input Level Specification

| Symbol | DC Parameter | Min | Typ | Max | Units |
|-------------|---|-----|-----|------|----------|
| V_{IDIFF} | Differential peak-to-peak input voltage | 350 | — | 2000 | mV |
| R_{IN} | Differential input resistance | — | 100 | — | Ω |
| C_{EXT} | Required external AC coupling capacitor | — | 100 | — | nF |

GTP Transceiver Switching Characteristics

Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further information.

Table 49: GTP Transceiver Performance

| Symbol | Description | Output Divider | Speed Grade | | | | | | | | Units | |
|--------------------|-------------------------------------|----------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------------------|-------|--|
| | | | 1.0V | | | | 0.9V | | | | | |
| | | | -3 | | -2/-2L | | -1 | | -2L | | | |
| | | | Package Type | | | | | | | | | |
| | | | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | FFG FBG SBG | FGG FTG CSG | | |
| F_{GTPMAX} | Maximum GTP transceiver data rate | | 6.6 | 5.4 | 6.6 | 5.4 | 3.75 | 3.75 | 3.75 | 3.75 | Gb/s | |
| F_{GTPMIN} | Minimum GTP transceiver data rate | | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | 0.500 | Gb/s | |
| $F_{GTPRANGE}$ | PLL line rate range | 1 | 3.2–6.6 | | 3.2–6.6 | | 3.2–3.75 | | 3.2–3.75 | | Gb/s | |
| | | 2 | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.2 | | 1.6–3.2 | | Gb/s | |
| | | 4 | 0.8–1.65 | | 0.8–1.65 | | 0.8–1.6 | | 0.8–1.6 | | Gb/s | |
| | | 8 | 0.5–0.825 | | 0.5–0.825 | | 0.5–0.8 | | 0.5–0.8 | | Gb/s | |
| $F_{GTPPLL RANGE}$ | GTP transceiver PLL frequency range | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | 1.6–3.3 | | GHz | |

Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics

| Symbol | Description | Speed Grade | | | | Units | |
|-----------------|-----------------------------|-------------|--------|------|-----|-------|--|
| | | 1.0V | | 0.9V | | | |
| | | -3 | -2/-2L | -1 | -2L | | |
| $F_{GTPDRPCLK}$ | GTPDRPCLK maximum frequency | 175 | 175 | 156 | 125 | MHz | |

Table 51: GTP Transceiver Reference Clock Switching Characteristics

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|-------------|---------------------------------|----------------------|------------------|-----|-----|-------|
| | | | Min | Typ | Max | |
| F_{GCLK} | Reference clock frequency range | | 60 | — | 660 | MHz |
| T_{RCLK} | Reference clock rise time | 20% – 80% | — | 200 | — | ps |
| T_{FCLK} | Reference clock fall time | 20% – 80% | — | 200 | — | ps |
| T_{DCREF} | Reference clock duty cycle | Transceiver PLL only | 40 | — | 60 | % |




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

| Symbol | Description | Conditions | All Speed Grades | | | Units |
|--------------------|---|---|------------------|--------|-----------------------|-------|
| | | | Min | Typ | Max | |
| T _{LOCK} | Initial PLL lock | | — | — | 1 | ms |
| T _{DLOCK} | Clock recovery phase acquisition and adaptation time. | After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input. | — | 50,000 | 2.3 x 10 ⁶ | UI |

Table 53: GTP Transceiver User Clock Switching Characteristics⁽¹⁾

| Symbol | Description | Conditions | Speed Grade | | | | Units |
|--------------------|-----------------------------|------------------|-------------|---------|---------|---------|-------|
| | | | 1.0V | | | 0.9V | |
| | | | -3 | -2/-2L | -1 | -2L | |
| F _{TXOUT} | TXOUTCLK maximum frequency | | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F _{RXOUT} | RXOUTCLK maximum frequency | | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F _{TXIN} | TXUSRCLK maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F _{RXIN} | RXUSRCLK maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F _{TXIN2} | TXUSRCLK2 maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |
| F _{RXIN2} | RXUSRCLK2 maximum frequency | 16-bit data path | 412.500 | 412.500 | 234.375 | 234.375 | MHz |

Notes:

1. Clocking must be implemented as described in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#).

Table 60: CPRI Protocol Characteristics

| Description | Line Rate (Mb/s) | Min | Max | Units |
|---|-----------------------|------|------|-------|
| CPRI Transmitter Jitter Generation | | | | |
| Total transmitter jitter | 614.4 | – | 0.35 | UI |
| | 1228.8 | – | 0.35 | UI |
| | 2457.6 | – | 0.35 | UI |
| | 3072.0 | – | 0.35 | UI |
| | 4915.2 | – | 0.3 | UI |
| | 6144.0 | – | 0.3 | UI |
| CPRI Receiver Frequency Jitter Tolerance | | | | |
| Total receiver jitter tolerance | 614.4 | 0.65 | – | UI |
| | 1228.8 | 0.65 | – | UI |
| | 2457.6 | 0.65 | – | UI |
| | 3072.0 | 0.65 | – | UI |
| | 4915.2 ⁽¹⁾ | 0.60 | – | UI |
| | 6144.0 ⁽¹⁾ | 0.60 | – | UI |

Notes:

1. Tested to CEI-6G-SR.

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at:

<http://www.xilinx.com/technology/protocols/pciexpress.htm>

Table 61: Maximum Performance for PCI Express Designs

| Symbol | Description | Speed Grade | | | | Units |
|-----------|--------------------------------|-------------|--------|--------|--------|-------|
| | | 1.0V | | 0.9V | | |
| | | -3 | -2/-2L | -1 | -2L | |
| FPIPECLK | Pipe clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| FUSERCLK | User clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| FUSERCLK2 | User clock 2 maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |
| FRPCLK | DRP clock maximum frequency | 250.00 | 250.00 | 250.00 | 250.00 | MHz |

XADC Specifications

Table 62: XADC Specifications

| Parameter | Symbol | Comments/Conditions | Min | Typ | Max | Units |
|---|---|---|------|-----|-------------|---------------------|
| $V_{CCADC} = 1.8V \pm 5\%$, $V_{REFP} = 1.25V$, $V_{REFN} = 0V$, $ADCCLK = 26\text{ MHz}$, $T_j = -40^\circ C$ to $100^\circ C$, Typical values at $T_j=+40^\circ C$ | | | | | | |
| ADC Accuracy⁽¹⁾ | | | | | | |
| Resolution | | | 12 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 2 | LSBs |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | LSBs |
| Offset Error | Unipolar operation | | – | – | ± 8 | LSBs |
| | Bipolar operation | | – | – | ± 4 | LSBs |
| Gain Error | | | – | – | ± 0.5 | % |
| Offset Matching | | | – | – | 4 | LSBs |
| Gain Matching | | | – | – | 0.3 | % |
| Sample Rate | | | 0.1 | – | 1 | MS/s |
| Signal to Noise Ratio ⁽²⁾ | SNR | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | 60 | – | – | dB |
| RMS Code Noise | External 1.25V reference | | – | – | 2 | LSBs |
| | On-chip reference | | – | 3 | – | LSBs |
| Total Harmonic Distortion ⁽²⁾ | THD | $F_{SAMPLE} = 500\text{KS/s}$, $F_{IN} = 20\text{KHz}$ | 70 | – | – | dB |
| ADC Accuracy at Extended Temperatures (-55°C to 125°C) | | | | | | |
| Resolution | | | 10 | – | – | Bits |
| Integral Nonlinearity ⁽²⁾ | INL | | – | – | ± 1 | LSB (at 10 bits) |
| Differential Nonlinearity | DNL | No missing codes, guaranteed monotonic | – | – | ± 1 | |
| Analog Inputs⁽³⁾ | | | | | | |
| ADC Input Ranges | Unipolar operation | | 0 | – | 1 | V |
| | Bipolar operation | | -0.5 | – | +0.5 | V |
| | Unipolar common mode range (FS input) | | 0 | – | +0.5 | V |
| | Bipolar common mode range (FS input) | | +0.5 | – | +0.6 | V |
| Maximum External Channel Input Ranges | Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels | | -0.1 | – | V_{CCADC} | V |
| Auxiliary Channel Full Resolution Bandwidth | FRBW | | 250 | – | – | KHz |
| On-Chip Sensors | | | | | | |
| Temperature Sensor Error | $T_j = -40^\circ C$ to $100^\circ C$ | | – | – | ± 4 | °C |
| | $T_j = -55^\circ C$ to $+125^\circ C$ | | – | – | ± 6 | °C |
| Supply Sensor Error | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$ | | – | – | ± 1 | % |
| | Measurement range of V_{CCAUX} 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$ | | – | – | ± 2 | % |
| Conversion Rate⁽⁴⁾ | | | | | | |
| Conversion Time - Continuous | t _{CONV} | Number of ADCCLK cycles | 26 | – | 32 | Cycles |
| Conversion Time - Event | t _{CONV} | Number of CLK cycles | – | – | 21 | Cycles |
| DRP Clock Frequency | DCLK | DRP clock frequency | 8 | – | 250 | MHz |
| ADC Clock Frequency | ADCCLK | Derived from DCLK | 1 | – | 26 | MHz |

| Date | Version | Description |
|----------|---------|--|
| 09/20/12 | 1.4 | <p>In Table 1, updated the descriptions, changed V_{IN} and Note 2, and added Note 4. In Table 2, changed descriptions and notes. Updated parameters in Table 3. Added Table 4. Revised the Power-On/Off Power Supply Sequencing section. Updated standards and specifications in Table 8, Table 9, and Table 10. Removed the XC7A350T device from data sheet.</p> <p>Updated the AC Switching Characteristics section to the ISE 14.2 speed specifications throughout the document. Updated the IOB Pad Input/Output/3-State discussion and changed Table 17 by adding $T_{IOIBUFDISABLE}$. Removed many of the combinatorial delay specifications and T_{CINCK}/T_{CKCIN} from Table 24. Changed F_{PFDMAX} conditions in Table 34 and Table 35. Updated the GTP Transceiver Specifications section, moved the GTP Transceiver DC characteristics section to the overall DC Characteristics section, and added the GTP Transceiver Protocol Jitter Characteristics section. In Table 62, updated Note 1. In Table 63, updated T_{POR}.</p> |
| 02/01/13 | 1.5 | <p>Updated the AC Switching Characteristics based upon the 14.4/2012.4 device pack for ISE 14.4 and Vivado 2012.4, both at v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and v1.05 for the -2L (0.9V) speed specifications throughout the document. Production changes to Table 12 and Table 13 for -3, -2, -2L (1.0V), -1 speed specifications.</p> <p>Revised I_{DCIN} and I_{DCOUT} and added Note 5 in Table 1. Added Note 2 to Table 2. Updated Table 5. Added minimum current specifications to Table 6. Removed SSTL12 and HSTL_I_12 from Table 8. Removed DIFF_SSTL12 from Table 10. Updated Table 12. Added a 2:1 memory controller section to Table 15. Updated Note 1 in Table 31. Revised Table 33. Updated Note 1 and Note 2 in Table 46. Updated D_{VPPI} in Table 47. Updated V_{IDIFF} in Table 48. Removed T_{LOCK} and T_{PHASE} and revised F_{GCLK} in Table 51. Updated T_{DLOCK} in Table 52. Updated Table 53. In Table 54, updated T_{RTX}, T_{FTX}, $V_{TXOOBVDDPP}$, and revised Note 1 through Note 7. In Table 55, updated RX_{SST} and RX_{PPMTOL} and revised Note 4 through Note 7. In Table 60, revised and added Note 1.</p> <p>Revised the maximum external channel input ranges in Table 62. In Table 63, revised F_{MCCK} and added the Internal Configuration Access Port section.</p> |