

Welcome to [E-XFL.COM](http://E-XFL.COM)

### Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

Product Status	Active
Number of LABs/CLBs	5900
Number of Logic Elements/Cells	75520
Total RAM Bits	3870720
Number of I/O	300
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	676-BGA
Supplier Device Package	676-FBGA (27x27)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/xilinx/xc7a75t-1fgg676c">https://www.e-xfl.com/product-detail/xilinx/xc7a75t-1fgg676c</a>

**Table 1: Absolute Maximum Ratings<sup>(1)</sup> (Cont'd)**

Symbol	Description	Min	Max	Units
<b>Temperature</b>				
T <sub>STG</sub>	Storage temperature (ambient)	-65	150	°C
T <sub>SOL</sub>	Maximum soldering temperature for Pb/Sn component bodies <sup>(6)</sup>	-	+220	°C
	Maximum soldering temperature for Pb-free component bodies <sup>(6)</sup>	-	+260	°C
T <sub>j</sub>	Maximum junction temperature <sup>(6)</sup>	-	+125	°C

**Notes:**

- Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.
- The lower absolute voltage specification always applies.
- For I/O operation, refer to [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).
- The maximum limit applied to DC signals.
- For maximum undershoot and overshoot AC specifications, see [Table 4](#).
- For soldering guidelines and thermal considerations, see [UG475: 7 Series FPGA Packaging and Pinout Specification](#).

**Table 2: Recommended Operating Conditions<sup>(1)(2)</sup>**

Symbol	Description	Min	Typ	Max	Units
<b>FPGA Logic</b>					
V <sub>CCINT</sub>	Internal supply voltage	0.95	1.00	1.05	V
	For -2L (0.9V) devices: internal supply voltage	0.87	0.90	0.93	V
V <sub>CCAUX</sub>	Auxiliary supply voltage	1.71	1.80	1.89	V
V <sub>CCBRAM</sub>	Block RAM supply voltage	0.95	1.00	1.05	V
V <sub>CCO</sub> <sup>(3)(4)</sup>	Supply voltage for 3.3V HR I/O banks	1.14	-	3.465	V
V <sub>IN</sub> <sup>(5)</sup>	I/O input voltage	-0.20	-	V <sub>CCO</sub> + 0.20	V
	I/O input voltage for V <sub>REF</sub> and differential I/O standards	-0.20	-	2.625	V
I <sub>IN</sub> <sup>(6)</sup>	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	-	10	mA
V <sub>CCBATT</sub> <sup>(7)</sup>	Battery voltage	1.0	-	1.89	V
<b>GTP Transceiver</b>					
V <sub>MGTAVCC</sub> <sup>(8)(9)</sup>	Analog supply voltage for the GTP transmitter and receiver circuits	0.97	1.0	1.03	V
V <sub>MGTAVTT</sub> <sup>(8)(9)</sup>	Analog supply voltage for the GTP transmitter and receiver termination circuits	1.17	1.2	1.23	V
<b>XADC</b>					
V <sub>CCADC</sub>	XADC supply relative to GNDADC	1.71	1.80	1.89	V
V <sub>REFP</sub>	Externally supplied reference voltage	1.20	1.25	1.30	V

**Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)**

Symbol	Description	Min	Typ <sup>(1)</sup>	Max	Units
n	Temperature diode ideality factor	—	1.010	—	—
r	Temperature diode series resistance	—	2	—	Ω

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a V<sub>CCO</sub>/2 level.

**Table 4: V<sub>IN</sub> Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>**

AC Voltage Overshoot	% of UI @-40°C to 100°C	AC Voltage Undershoot	% of UI @-40°C to 100°C
V <sub>CCO</sub> + 0.40	100	-0.40	100
V <sub>CCO</sub> + 0.45	100	-0.45	61.7
V <sub>CCO</sub> + 0.50	100	-0.50	25.8
V <sub>CCO</sub> + 0.55	100	-0.55	11.0
V <sub>CCO</sub> + 0.60	46.6	-0.60	4.77
V <sub>CCO</sub> + 0.65	21.2	-0.65	2.10
V <sub>CCO</sub> + 0.70	9.75	-0.70	0.94
V <sub>CCO</sub> + 0.75	4.55	-0.75	0.43
V <sub>CCO</sub> + 0.80	2.15	-0.80	0.20
V <sub>CCO</sub> + 0.85	1.02	-0.85	0.09
V <sub>CCO</sub> + 0.90	0.49	-0.90	0.04
V <sub>CCO</sub> + 0.95	0.24	-0.95	0.02

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

**Table 5: Typical Quiescent Supply Current**

Symbol	Description	Device	Speed Grade				Units	
			1.0V		0.9V			
			-3	-2/-2L	-1	-2L		
I <sub>CCINTQ</sub>	Quiescent V <sub>CCINT</sub> supply current	XC7A100T	155	155	155	108	mA	
		XC7A200T	328	328	328	232	mA	
I <sub>CCOQ</sub>	Quiescent V <sub>CCO</sub> supply current	XC7A100T	4	4	4	4	mA	
		XC7A200T	5	5	5	5	mA	
I <sub>CCAUXQ</sub>	Quiescent V <sub>CCAUX</sub> supply current	XC7A100T	36	36	36	36	mA	
		XC7A200T	73	73	73	73	mA	
I <sub>CCBRAMQ</sub>	Quiescent V <sub>CCBRAM</sub> supply current	XC7A100T	4	4	4	4	mA	
		XC7A200T	11	11	11	11	mA	

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperature (T<sub>j</sub>) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

## DC Input and Output Levels

Values for  $V_{IL}$  and  $V_{IH}$  are recommended input voltages. Values for  $I_{OL}$  and  $I_{OH}$  are guaranteed over the recommended operating conditions at the  $V_{OL}$  and  $V_{OH}$  test points. Only selected standards are tested. These are chosen to ensure that all standards meet their specifications. The selected standards are tested at a minimum  $V_{CCO}$  with the respective  $V_{OL}$  and  $V_{OH}$  voltage levels shown. Other standards are sample tested.

Table 8: SelectIO DC Input and Output Levels<sup>(1)(2)</sup>

I/O Standard	$V_{IL}$		$V_{IH}$		$V_{OL}$	$V_{OH}$	$I_{OL}$	$I_{OH}$
	$V$ , Min	$V$ , Max	$V$ , Min	$V$ , Max	$V$ , Max	$V$ , Min	mA, Max	mA, Min
HSTL_I	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.00	-8.00
HSTL_I_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	8.00	-8.00
HSTL_II	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16.00	-16.00
HSTL_II_18	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	16.00	-16.00
HSUL_12	-0.300	$V_{REF} - 0.130$	$V_{REF} + 0.130$	$V_{CCO} + 0.300$	20% $V_{CCO}$	80% $V_{CCO}$	0.10	-0.10
LVCMOS12	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 3	Note 3
LVCMOS15	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	25% $V_{CCO}$	75% $V_{CCO}$	Note 4	Note 4
LVCMOS18	-0.300	35% $V_{CCO}$	65% $V_{CCO}$	$V_{CCO} + 0.300$	0.450	$V_{CCO} - 0.450$	Note 5	Note 5
LVCMOS25	-0.300	0.7	1.700	$V_{CCO} + 0.300$	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVCMOS33	-0.300	0.8	2.000	3.450	0.400	$V_{CCO} - 0.400$	Note 4	Note 4
LVTTL	-0.300	0.8	2.000	3.450	0.400	2.400	Note 5	Note 5
MOBILE_DDR	-0.300	20% $V_{CCO}$	80% $V_{CCO}$	$V_{CCO} + 0.300$	10% $V_{CCO}$	90% $V_{CCO}$	0.10	-0.10
PCI33_3	-0.500	30% $V_{CCO}$	50% $V_{CCO}$	$V_{CCO} + 0.500$	10% $V_{CCO}$	90% $V_{CCO}$	1.50	-0.50
SSTL135	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	13.00	-13.00
SSTL135_R	-0.300	$V_{REF} - 0.090$	$V_{REF} + 0.090$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.150$	$V_{CCO}/2 + 0.150$	8.90	-8.90
SSTL15	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	13.00	-13.00
SSTL15_R	-0.300	$V_{REF} - 0.100$	$V_{REF} + 0.100$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.175$	$V_{CCO}/2 + 0.175$	8.90	-8.90
SSTL18_I	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.470$	$V_{CCO}/2 + 0.470$	8.00	-8.00
SSTL18_II	-0.300	$V_{REF} - 0.125$	$V_{REF} + 0.125$	$V_{CCO} + 0.300$	$V_{CCO}/2 - 0.600$	$V_{CCO}/2 + 0.600$	13.40	-13.40

**Notes:**

- Tested according to relevant specifications.
- 3.3V and 2.5V standards are only supported in 3.3V I/O banks.
- Supported drive strengths of 4, 8, or 12 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, or 16 mA in HR I/O banks.
- Supported drive strengths of 4, 8, 12, 16, or 24 mA in HR I/O banks.
- For detailed interface specific DC voltage levels, see [UG471: 7 Series FPGAs SelectIO Resources User Guide](#).

## LVDS DC Specifications (LVDS\_25)

See [UG471: 7 Series FPGAs SelectIO Resources User Guide](#) for more information on the LVDS\_25 standard in the HR I/O banks.

**Table 11: LVDS\_25 DC Specifications**

Symbol	DC Parameter	Conditions	Min	Typ	Max	Units
$V_{CCO}$	Supply Voltage		2.375	2.500	2.625	V
$V_{OH}$	Output High Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	–	–	1.675	V
$V_{OL}$	Output Low Voltage for Q and $\bar{Q}$	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	0.700	–	–	V
$V_{ODIFF}$	Differential Output Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	247	350	600	mV
$V_{OCM}$	Output Common-Mode Voltage	$R_T = 100 \Omega$ across Q and $\bar{Q}$ signals	1.000	1.250	1.425	V
$V_{IDIFF}$	Differential Input Voltage ( $Q - \bar{Q}$ ), Q = High ( $\bar{Q} - Q$ ), $\bar{Q}$ = High		100	350	600	mV
$V_{ICM}$	Input Common-Mode Voltage		0.300	1.200	1.425	V

## AC Switching Characteristics

All values represented in this data sheet are based on the speed specifications in v1.07 from the 14.4/2012.4 device pack for ISE® Design Suite14.4 and Vivado® Design Suite 2012.4 for the -3, -2, -2L (1.0V), and -1 speed grades and v1.05 from the 14.4/2012.4 device pack for the -2L (0.9V) speed grade.

Switching characteristics are specified on a per-speed-grade basis and can be designated as Advance, Preliminary, or Production. Each designation is defined as follows:

### Advance Product Specification

These specifications are based on simulations only and are typically available soon after device design specifications are frozen. Although speed grades with this designation are considered relatively stable and conservative, some under-reporting might still occur.

### Preliminary Product Specification

These specifications are based on complete ES (engineering sample) silicon characterization. Devices and speed grades with this designation are intended to give a better indication of the expected performance of production silicon. The probability of under-reporting delays is greatly reduced as compared to Advance data.

### Production Product Specification

These specifications are released once enough production silicon of a particular device family member has been characterized to provide full correlation between specifications and devices over numerous production lots. There is no under-reporting of delays, and customers receive formal notification of any subsequent changes. Typically, the slowest speed grades transition to Production before faster speed grades.

## Testing of AC Switching Characteristics

Internal timing parameters are derived from measuring internal test patterns. All AC switching characteristics are representative of worst-case supply voltage and junction temperature conditions.

For more specific, more precise, and worst-case guaranteed data, use the values reported by the static timing analyzer and back-annotate to the simulation net list. Unless otherwise noted, values apply to all Artix-7 FPGAs.

## Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the [AC Switching Characteristics, page 9](#).

**Table 14: Networking Applications Interface Performances**

Description	Speed Grade				Units	
	1.0V		0.9V			
	-3	-2/-2L	-1	-2L		
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	680	680	600	600	Mb/s	
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	1250	1250	950	950	Mb/s	
SDR LVDS receiver (SFI-4.1) <sup>(1)</sup>	680	680	600	600	Mb/s	
DDR LVDS receiver (SPI-4.2) <sup>(1)</sup>	1250	1250	950	950	Mb/s	

**Notes:**

- LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

**Table 15: Maximum Physical Interface (PHY) Rate for Memory Interfaces<sup>(1)(2)</sup>**

Memory Standard	Speed Grade				Units	
	1.0V		0.9V			
	-3	-2/-2L	-1	-2L		
<b>4:1 Memory Controllers</b>						
DDR3	1066	800	800	800	Mb/s	
DDR3L	800	800	667	667	Mb/s	
DDR2	800	800	667	667	Mb/s	
LPDDR2	667	667	533	533	Mb/s	
<b>2:1 Memory Controllers</b>						
DDR3	800	700	620	620	Mb/s	
DDR3L	800	700	620	620	Mb/s	
DDR2	800	700	620	620	Mb/s	

**Notes:**

- $V_{REF}$  tracking is required. For more information, see [UG586, 7 Series FPGAs Memory Interface Solutions User Guide](#).
- When using the internal  $V_{REF}$  the maximum data rate is 800 Mb/s (400 MHz).

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

I/O Standard	T <sub>IOPI</sub>				T <sub>IOOP</sub>				T <sub>IOTP</sub>				Units	
	Speed Grade				Speed Grade				Speed Grade					
	1.0V		0.9V		1.0V		0.9V		1.0V		0.9V			
	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L	-3	-2/-2L	-1	-2L		
HSTL_II_F	0.65	0.73	0.80	0.85	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
HSTL_I_18_F	0.67	0.75	0.82	0.87	1.13	1.26	1.51	1.72	1.70	1.92	2.34	2.37	ns	
HSTL_II_18_F	0.66	0.75	0.81	0.87	1.12	1.24	1.49	1.71	1.69	1.90	2.32	2.36	ns	
DIFF_HSTL_I_F	0.68	0.76	0.83	0.85	1.18	1.30	1.56	1.77	1.75	1.96	2.39	2.42	ns	
DIFF_HSTL_II_F	0.68	0.76	0.83	0.85	1.21	1.33	1.59	1.77	1.78	1.99	2.42	2.42	ns	
DIFF_HSTL_I_18_F	0.71	0.79	0.86	0.87	1.21	1.33	1.59	1.77	1.78	1.99	2.42	2.42	ns	
DIFF_HSTL_II_18_F	0.70	0.78	0.85	0.87	1.21	1.33	1.59	1.77	1.78	1.99	2.42	2.42	ns	
LVCMOS33_S4	1.26	1.34	1.41	1.62	3.80	3.93	4.18	4.41	4.37	4.59	5.01	5.06	ns	
LVCMOS33_S8	1.26	1.34	1.41	1.62	3.52	3.65	3.90	4.13	4.09	4.31	4.73	4.78	ns	
LVCMOS33_S12	1.26	1.34	1.41	1.62	3.09	3.21	3.46	3.69	3.65	3.87	4.29	4.34	ns	
LVCMOS33_S16	1.26	1.34	1.41	1.62	3.40	3.52	3.77	4.00	3.97	4.18	4.60	4.65	ns	
LVCMOS33_F4	1.26	1.34	1.41	1.62	3.26	3.38	3.64	3.86	3.83	4.04	4.46	4.51	ns	
LVCMOS33_F8	1.26	1.34	1.41	1.62	2.74	2.87	3.12	3.35	3.31	3.52	3.95	4.00	ns	
LVCMOS33_F12	1.26	1.34	1.41	1.62	2.55	2.68	2.93	3.16	3.12	3.34	3.76	3.81	ns	
LVCMOS33_F16	1.26	1.34	1.41	1.62	2.55	2.68	2.93	3.16	3.12	3.34	3.76	3.81	ns	
LVCMOS25_S4	1.12	1.20	1.27	1.43	3.13	3.26	3.51	3.72	3.70	3.91	4.34	4.37	ns	
LVCMOS25_S8	1.12	1.20	1.27	1.43	2.88	3.01	3.26	3.49	3.45	3.67	4.09	4.14	ns	
LVCMOS25_S12	1.12	1.20	1.27	1.43	2.48	2.60	2.85	3.08	3.05	3.26	3.68	3.73	ns	
LVCMOS25_S16	1.12	1.20	1.27	1.43	2.82	2.94	3.20	3.43	3.39	3.60	4.03	4.08	ns	
LVCMOS25_F4	1.12	1.20	1.27	1.43	2.74	2.87	3.12	3.35	3.31	3.52	3.95	4.00	ns	
LVCMOS25_F8	1.12	1.20	1.27	1.43	2.18	2.30	2.56	2.79	2.75	2.96	3.39	3.44	ns	
LVCMOS25_F12	1.12	1.20	1.27	1.43	2.16	2.29	2.54	2.77	2.73	2.95	3.37	3.42	ns	
LVCMOS25_F16	1.12	1.20	1.27	1.43	2.01	2.13	2.39	2.61	2.58	2.79	3.21	3.26	ns	
LVCMOS18_S4	0.74	0.83	0.89	0.94	1.62	1.74	1.99	2.19	2.19	2.40	2.82	2.84	ns	
LVCMOS18_S8	0.74	0.83	0.89	0.94	2.18	2.30	2.56	2.79	2.75	2.96	3.39	3.44	ns	
LVCMOS18_S12	0.74	0.83	0.89	0.94	2.18	2.30	2.56	2.79	2.75	2.96	3.39	3.44	ns	
LVCMOS18_S16	0.74	0.83	0.89	0.94	1.52	1.65	1.90	2.13	2.09	2.31	2.73	2.78	ns	
LVCMOS18_S24	0.74	0.83	0.89	0.94	1.60	1.72	1.98	2.21	2.17	2.38	2.81	2.86	ns	
LVCMOS18_F4	0.74	0.83	0.89	0.94	1.45	1.57	1.82	2.05	2.01	2.23	2.65	2.70	ns	
LVCMOS18_F8	0.74	0.83	0.89	0.94	1.68	1.80	2.06	2.29	2.25	2.46	2.89	2.94	ns	
LVCMOS18_F12	0.74	0.83	0.89	0.94	1.68	1.80	2.06	2.29	2.25	2.46	2.89	2.94	ns	
LVCMOS18_F16	0.74	0.83	0.89	0.94	1.40	1.52	1.77	2.00	1.97	2.18	2.60	2.65	ns	
LVCMOS18_F24	0.74	0.83	0.89	0.94	1.34	1.46	1.71	1.94	1.90	2.12	2.54	2.59	ns	
LVCMOS15_S4	0.77	0.86	0.93	0.98	2.05	2.18	2.43	2.50	2.62	2.84	3.26	3.15	ns	
LVCMOS15_S8	0.77	0.86	0.93	0.98	2.09	2.21	2.46	2.69	2.65	2.87	3.29	3.34	ns	
LVCMOS15_S12	0.77	0.86	0.93	0.98	1.59	1.71	1.96	2.19	2.15	2.37	2.79	2.84	ns	
LVCMOS15_S16	0.77	0.86	0.93	0.98	1.59	1.71	1.96	2.19	2.15	2.37	2.79	2.84	ns	

## Input/Output Logic Switching Characteristics

Table 18: ILOGIC Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold</b>						
T <sub>ICE1CK/T<sub>ICKCE1</sub></sub>	CE1 pin setup/hold with respect to CLK	0.48/0.02	0.54/0.02	0.76/0.02	0.40/-0.07	ns
T <sub>ISRCK/T<sub>ICKSR</sub></sub>	SR pin setup/hold with respect to CLK	0.60/0.01	0.70/0.01	1.13/0.01	0.88/-0.35	ns
T <sub>IDOCK/T<sub>OCKD</sub></sub>	D pin setup/hold with respect to CLK without Delay	0.01/0.27	0.01/0.29	0.01/0.33	0.01/0.33	ns
T <sub>IDOCKD/T<sub>OCKDD</sub></sub>	DDLY pin setup/hold with respect to CLK (using IDELAY)	0.02/0.27	0.02/0.29	0.02/0.33	0.01/0.33	ns
<b>Combinatorial</b>						
T <sub>IDI</sub>	D pin to O pin propagation delay, no Delay	0.11	0.11	0.13	0.14	ns
T <sub>IDID</sub>	DDLY pin to O pin propagation delay (using IDELAY)	0.11	0.12	0.14	0.15	ns
<b>Sequential Delays</b>						
T <sub>IDLO</sub>	D pin to Q1 pin using flip-flop as a latch without Delay	0.41	0.44	0.51	0.54	ns
T <sub>IDLOD</sub>	DDLY pin to Q1 pin using flip-flop as a latch (using IDELAY)	0.41	0.44	0.51	0.55	ns
T <sub>ICKQ</sub>	CLK to Q outputs	0.53	0.57	0.66	0.71	ns
T <sub>RQ_ILOGIC</sub>	SR pin to OQ/TQ out	0.96	1.08	1.32	1.32	ns
T <sub>GSRQ_ILOGIC</sub>	Global set/reset to Q outputs	7.60	7.60	10.51	11.39	ns
<b>Set/Reset</b>						
T <sub>RPW_ILOGIC</sub>	Minimum pulse width, SR inputs	0.61	0.72	0.72	0.68	ns, Min

Table 19: OLOGIC Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold</b>						
T <sub>ODCK/T<sub>OCKD</sub></sub>	D1/D2 pins setup/hold with respect to CLK	0.67/-0.11	0.71/-0.11	0.84/-0.11	0.60/-0.18	ns
T <sub>OOCCK/T<sub>OCKOCE</sub></sub>	OCE pin setup/hold with respect to CLK	0.32/0.58	0.34/0.58	0.51/0.58	0.21/-0.10	ns
T <sub>OSRCK/T<sub>OCKSR</sub></sub>	SR pin setup/hold with respect to CLK	0.37/0.21	0.44/0.21	0.80/0.21	0.62/-0.25	ns
T <sub>OTCK/T<sub>OCKT</sub></sub>	T1/T2 pins setup/hold with respect to CLK	0.69/-0.14	0.73/-0.14	0.89/-0.14	0.60/-0.18	ns
T <sub>TOTCECK/T<sub>OCKTCE</sub></sub>	TCE pin setup/hold with respect to CLK	0.32/0.01	0.34/0.01	0.51/0.01	0.22/-0.10	ns
<b>Combinatorial</b>						
T <sub>ODQ</sub>	D1 to OQ out or T1 to TQ out	0.83	0.96	1.16	1.36	ns
<b>Sequential Delays</b>						
T <sub>OCKQ</sub>	CLK to OQ/TQ out	0.47	0.49	0.56	0.63	ns
T <sub>RQ_OLOGIC</sub>	SR pin to OQ/TQ out	0.72	0.80	0.95	1.12	ns
T <sub>GSRQ_OLOGIC</sub>	Global set/reset to Q outputs	7.60	7.60	10.51	11.39	ns
<b>Set/Reset</b>						
T <sub>RPW_OLOGIC</sub>	Minimum pulse width, SR inputs	0.64	0.74	0.74	0.68	ns, Min

## Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup/Hold for Control Lines</b>						
T <sub>ISCCCK_BITSILIP</sub> /T <sub>ISCKC_BITSILIP</sub>	BITSLIP pin setup/hold with respect to CLKDIV	0.01/0.14	0.02/0.15	0.02/0.17	0.02/0.21	ns
T <sub>ISCCCK_CE</sub> / T <sub>ISCKC_CE</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLK (for CE1)	0.45/-0.01	0.50/-0.01	0.72/-0.01	0.35/-0.11	ns
T <sub>ISCCCK_CE2</sub> / T <sub>ISCKC_CE2</sub> <sup>(2)</sup>	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.10/0.33	-0.10/0.36	-0.10/0.40	-0.17/0.40	ns
<b>Setup/Hold for Data Lines</b>						
T <sub>ISDCK_D</sub> /T <sub>ISCKD_D</sub>	D pin setup/hold with respect to CLK	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
T <sub>ISDCK_DDLY</sub> /T <sub>ISCKD_DDLY</sub>	DDLY pin setup/hold with respect to CLK (using IDELAY) <sup>(1)</sup>	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.03/0.19	ns
T <sub>ISDCK_D_DDR</sub> /T <sub>ISCKD_D_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
T <sub>ISDCK_DDLY_DDR</sub> /T <sub>ISCKD_DDLY_DDR</sub>	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) <sup>(1)</sup>	0.12/0.12	0.14/0.14	0.17/0.17	0.19/0.19	ns
<b>Sequential Delays</b>						
T <sub>ISCKO_Q</sub>	CLKDIV to out at Q pin	0.53	0.54	0.66	0.67	ns
<b>Propagation Delays</b>						
T <sub>ISDO_DO</sub>	D input to DO output pin	0.11	0.11	0.13	0.14	ns

**Notes:**

1. Recorded at 0 tap value.
2. T<sub>ISCCCK\_CE2</sub> and T<sub>ISCKC\_CE2</sub> are reported as T<sub>ISCCCK\_CE</sub>/T<sub>ISCKC\_CE</sub> in TRACE report.

Table 23: IO\_FIFO Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>IO_FIFO Clock to Out Delays</b>						
T <sub>OFFCKO_DO</sub>	RDCLK to Q outputs	0.55	0.60	0.68	0.81	ns
T <sub>CKO_FLAGS</sub>	Clock to IO_FIFO flags	0.55	0.61	0.77	0.55	ns
<b>Setup/Hold</b>						
T <sub>CCK_D/T<sub>CKC_D</sub></sub>	D inputs to WRCLK	0.47/0.02	0.51/0.02	0.58/0.02	0.76/-0.05	ns
T <sub>IFFCCK_WREN/T<sub>IFFCKC_WREN</sub></sub>	WREN to WRCLK	0.42/-0.01	0.47/-0.01	0.53/-0.01	0.70/-0.05	ns
T <sub>OFFCCK_RDEN/T<sub>OFFCKC_RDEN</sub></sub>	RDEN to RDCLK	0.53/0.02	0.58/0.02	0.66/0.02	0.79/-0.02	ns
<b>Minimum Pulse Width</b>						
T <sub>PWH_IO_FIFO</sub>	RESET, RDCLK, WRCLK	1.62	2.15	2.15	2.15	ns
T <sub>PWL_IO_FIFO</sub>	RESET, RDCLK, WRCLK	1.62	2.15	2.15	2.15	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	RDCLK and WRCLK	266.67	200.00	200.00	200.00	MHz

## CLB Switching Characteristics

Table 24: CLB Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Combinatorial Delays</b>						
T <sub>ILO</sub>	An – Dn LUT address to A	0.10	0.11	0.13	0.15	ns, Max
T <sub>ILO_2</sub>	An – Dn LUT address to AMUX/CMUX	0.27	0.30	0.36	0.41	ns, Max
T <sub>ILO_3</sub>	An – Dn LUT address to BMUX_A	0.42	0.46	0.55	0.65	ns, Max
T <sub>I TO</sub>	An – Dn inputs to A – D Q outputs	0.94	1.05	1.27	1.51	ns, Max
T <sub>AXA</sub>	AX inputs to AMUX output	0.62	0.69	0.84	1.01	ns, Max
T <sub>AXB</sub>	AX inputs to BMUX output	0.58	0.66	0.83	0.98	ns, Max
T <sub>AXC</sub>	AX inputs to CMUX output	0.60	0.68	0.82	0.98	ns, Max
T <sub>AXD</sub>	AX inputs to DMUX output	0.68	0.75	0.90	1.08	ns, Max
T <sub>BXB</sub>	BX inputs to BMUX output	0.51	0.57	0.69	0.82	ns, Max
T <sub>BXD</sub>	BX inputs to DMUX output	0.62	0.69	0.82	0.99	ns, Max
T <sub>CXC</sub>	CX inputs to CMUX output	0.42	0.48	0.58	0.69	ns, Max
T <sub>CXD</sub>	CX inputs to DMUX output	0.53	0.59	0.71	0.86	ns, Max
T <sub>DXD</sub>	DX inputs to DMUX output	0.52	0.58	0.70	0.84	ns, Max
<b>Sequential Delays</b>						
T <sub>CKO</sub>	Clock to AQ – DQ outputs	0.40	0.44	0.53	0.62	ns, Max
T <sub>SHCKO</sub>	Clock to AMUX – DMUX outputs	0.47	0.53	0.66	0.73	ns, Max
<b>Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK</b>						
T <sub>AS/T<sub>AH</sub></sub>	A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops	0.07/0.12	0.09/0.14	0.11/0.18	0.11/0.20	ns, Min
T <sub>DICK/T<sub>CKDI</sub></sub>	A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops	0.06/0.19	0.07/0.21	0.09/0.26	0.09/0.31	ns, Min
	A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D flip-flops	0.59/0.08	0.66/0.09	0.81/0.11	0.97/0.12	ns, Min
T <sub>CECK_CLB/</sub> T <sub>CKCE_CLB</sub>	CE input to CLK on A – D flip-flops	0.15/0.00	0.17/0.00	0.21/0.01	0.34/–0.01	ns, Min
T <sub>SRCK/T<sub>CKSR</sub></sub>	SR input to CLK on A – D flip-flops	0.38/0.03	0.43/0.04	0.53/0.05	0.62/0.05	ns, Min
<b>Set/Reset</b>						
T <sub>SRMIN</sub>	SR input minimum pulse width	0.52	0.78	1.04	0.95	ns, Min
T <sub>RQ</sub>	Delay from SR input to AQ – DQ flip-flops	0.53	0.59	0.71	0.83	ns, Max
T <sub>CEO</sub>	Delay from CE input to AQ – DQ flip-flops	0.52	0.58	0.70	0.83	ns, Max
F <sub>TOG</sub>	Toggle frequency (for export control)	1412	1286	1098	1098	MHz

## CLB Distributed RAM Switching Characteristics (SLICEM Only)

Table 25: CLB Distributed RAM Switching Characteristics

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
<b>Sequential Delays</b>							
T <sub>SHCKO</sub>	Clock to A – B outputs	0.98	1.09	1.32	1.54	ns, Max	
T <sub>SHCKO_1</sub>	Clock to AMUX – BMUX outputs	1.37	1.53	1.86	2.18	ns, Max	
<b>Setup and Hold Times Before/After Clock CLK</b>							
T <sub>DS_LRAM</sub> /T <sub>DH_LRAM</sub>	A – D inputs to CLK	0.54/0.28	0.60/0.30	0.72/0.35	0.96/0.40	ns, Min	
T <sub>AS_LRAM</sub> /T <sub>AH_LRAM</sub>	Address An inputs to clock	0.27/0.55	0.30/0.60	0.37/0.70	0.43/0.71	ns, Min	
	Address An inputs through MUXs and/or carry logic to clock	0.69/0.18	0.77/0.21	0.94/0.26	1.11/0.29	ns, Min	
T <sub>WS_LRAM</sub> /T <sub>WH_LRAM</sub>	WE input to clock	0.38/0.10	0.43/0.12	0.53/0.17	0.62/0.13	ns, Min	
T <sub>CECK_LRAM</sub> / T <sub>CKCE_LRAM</sub>	CE input to CLK	0.39/0.10	0.44/0.11	0.53/0.17	0.63/0.12	ns, Min	
<b>Clock CLK</b>							
T <sub>MPW_LRAM</sub>	Minimum pulse width	1.05	1.13	1.25	0.82	ns, Min	
T <sub>MCP</sub>	Minimum clock period	2.10	2.26	2.50	1.64	ns, Min	

**Notes:**

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time.
2. T<sub>SHCKO</sub> also represents the CLK to XMUX output. Refer to TRACE report for the CLK to XMUX path.

## CLB Shift Register Switching Characteristics (SLICEM Only)

Table 26: CLB Shift Register Switching Characteristics

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
<b>Sequential Delays</b>							
T <sub>REG</sub>	Clock to A – D outputs	1.19	1.33	1.61	1.89	ns, Max	
T <sub>REG_MUX</sub>	Clock to AMUX – DMUX output	1.58	1.77	2.15	2.53	ns, Max	
T <sub>REG_M31</sub>	Clock to DMUX output via M31 output	1.12	1.23	1.46	1.68	ns, Max	
<b>Setup and Hold Times Before/After Clock CLK</b>							
T <sub>WS_SHFREG</sub> / T <sub>WH_SHFREG</sub>	WE input	0.37/0.10	0.41/0.12	0.51/0.17	0.59/0.13	ns, Min	
T <sub>CECK_SHFREG</sub> / T <sub>CKCE_SHFREG</sub>	CE input to CLK	0.37/0.10	0.42/0.11	0.52/0.17	0.60/0.12	ns, Min	
T <sub>DS_SHFREG</sub> / T <sub>DH_SHFREG</sub>	A – D inputs to CLK	0.33/0.34	0.37/0.37	0.44/0.43	0.54/0.47	ns, Min	
<b>Clock CLK</b>							
T <sub>MPW_SHFREG</sub>	Minimum pulse width	0.77	0.86	0.98	1.04	ns, Min	

**Notes:**

1. A Zero “0” Hold Time listing indicates no hold time or a negative hold time.

## DSP48E1 Switching Characteristics

Table 28: DSP48E1 Switching Characteristics

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Setup and Hold Times of Data/Control Pins to the Input Register Clock</b>						
T <sub>DSPDCK_A_AREG</sub> /T <sub>DSPCKD_A_AREG</sub>	A input to A register CLK	0.26/ 0.12	0.30/ 0.13	0.37/ 0.14	0.45/ 0.14	ns
T <sub>DSPDCK_B_BREG</sub> /T <sub>DSPCKD_B_BREG</sub>	B input to B register CLK	0.33/ 0.15	0.38/ 0.16	0.45/ 0.18	0.60/ 0.19	ns
T <sub>DSPDCK_C_CREG</sub> /T <sub>DSPCKD_C_CREG</sub>	C input to C register CLK	0.17/ 0.17	0.20/ 0.19	0.24/ 0.21	0.34/ 0.29	ns
T <sub>DSPDCK_D_DREG</sub> /T <sub>DSPCKD_D_DREG</sub>	D input to D register CLK	0.25/ 0.25	0.32/ 0.27	0.42/ 0.27	0.54/ 0.23	ns
T <sub>DSPDCK_ACIN_AREG</sub> /T <sub>DSPCKD_ACIN_AREG</sub>	ACIN input to A register CLK	0.23/ 0.12	0.27/ 0.13	0.32/ 0.14	0.36/ 0.14	ns
T <sub>DSPDCK_BCIN_BREG</sub> /T <sub>DSPCKD_BCIN_BREG</sub>	BCIN input to B register CLK	0.25/ 0.15	0.29/ 0.16	0.36/ 0.18	0.41/ 0.19	ns
<b>Setup and Hold Times of Data Pins to the Pipeline Register Clock</b>						
T <sub>DSPDCK_{A,B}_MREG_MULT</sub> / T <sub>DSPCKD_B_MREG_MULT</sub>	{A, B} input to M register CLK using multiplier	2.40/ -0.01	2.76/ -0.01	3.29/ -0.01	4.31/ -0.07	ns
T <sub>DSPDCK_{A,B}_ADREG</sub> /T <sub>DSPCKD_D_ADREG</sub>	{A, D} input to AD register CLK	1.29/ -0.02	1.48/ -0.02	1.76/ -0.02	2.29/ -0.27	ns
<b>Setup and Hold Times of Data/Control Pins to the Output Register Clock</b>						
T <sub>DSPDCK_{A,B}_PREG_MULT</sub> / T <sub>DSPCKD_{A,B}_PREG_MULT</sub>	{A, B} input to P register CLK using multiplier	4.02/ -0.28	4.60/ -0.28	5.48/ -0.28	6.95/ -0.48	ns
T <sub>DSPDCK_D_PREG_MULT</sub> / T <sub>DSPCKD_D_PREG_MULT</sub>	D input to P register CLK using multiplier	3.93/ -0.73	4.50/ -0.73	5.35/ -0.73	6.73/ -1.68	ns
T <sub>DSPDCK_{A,B}_PREG</sub> / T <sub>DSPCKD_{A,B}_PREG</sub>	A or B input to P register CLK not using multiplier	1.73/ -0.28	1.98/ -0.28	2.35/ -0.28	2.80/ -0.48	ns
T <sub>DSPDCK_C_PREG</sub> / T <sub>DSPCKD_C_PREG</sub>	C input to P register CLK not using multiplier	1.54/ -0.26	1.76/ -0.26	2.10/ -0.26	2.54/ -0.45	ns
T <sub>DSPDCK_PCIN_PREG</sub> / T <sub>DSPCKD_PCIN_PREG</sub>	PCIN input to P register CLK	1.32/ -0.15	1.51/ -0.15	1.80/ -0.15	2.13/ -0.25	ns
<b>Setup and Hold Times of the CE Pins</b>						
T <sub>DSPDCK_{CEA;CEB}_{AREG;BREG}</sub> / T <sub>DSPCKD_{CEA;CEB}_{AREG;BREG}</sub>	{CEA; CEB} input to {A; B} register CLK	0.35/ 0.06	0.42/ 0.08	0.52/ 0.11	0.64/ 0.11	ns
T <sub>DSPDCK_CEC_CREG</sub> /T <sub>DSPCKD_CEC_CREG</sub>	CEC input to C register CLK	0.28/ 0.10	0.34/ 0.11	0.42/ 0.13	0.49/ 0.16	ns
T <sub>DSPDCK_CED_DREG</sub> /T <sub>DSPCKD_CED_DREG</sub>	CED input to D register CLK	0.36/ -0.03	0.43/ -0.03	0.52/ -0.03	0.68/ 0.14	ns
T <sub>DSPDCK_CEM_MREG</sub> /T <sub>DSPCKD_CEM_MREG</sub>	CEM input to M register CLK	0.17/ 0.18	0.21/ 0.20	0.27/ 0.23	0.45/ 0.29	ns
T <sub>DSPDCK_CEP_PREG</sub> /T <sub>DSPCKD_CEP_PREG</sub>	CEP input to P register CLK	0.36/ 0.01	0.43/ 0.01	0.53/ 0.01	0.63/ 0.00	ns

Table 28: DSP48E1 Switching Characteristics (Cont'd)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
<b>Clock to Outs from Pipeline Register Clock to Output Pins</b>						
T <sub>DSPCKO_P_MREG</sub>	CLK MREG to P output	1.68	1.93	2.31	2.73	ns
T <sub>DSPCKO_CARRYCASCOU_MREG</sub>	CLK MREG to CARRYCASCOU output	1.92	2.21	2.64	3.12	ns
T <sub>DSPCKO_P_ADREG_MULT</sub>	CLK ADREG to P output using multiplier	2.72	3.10	3.69	4.60	ns
T <sub>DSPCKO_CARRYCASCOU_ADREG_MULT</sub>	CLK ADREG to CARRYCASCOU output using multiplier	2.96	3.38	4.02	4.99	ns
<b>Clock to Outs from Input Register Clock to Output Pins</b>						
T <sub>DSPCKO_P_AREG_MULT</sub>	CLK AREG to P output using multiplier	3.94	4.51	5.37	6.84	ns
T <sub>DSPCKO_P_BREG</sub>	CLK BREG to P output not using multiplier	1.64	1.87	2.22	2.65	ns
T <sub>DSPCKO_P_CREG</sub>	CLK CREG to P output not using multiplier	1.69	1.93	2.30	2.81	ns
T <sub>DSPCKO_P_DREG_MULT</sub>	CLK DREG to P output using multiplier	3.91	4.48	5.32	6.77	ns
<b>Clock to Outs from Input Register Clock to Cascading Output Pins</b>						
T <sub>DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}</sub>	CLK (ACOUT, BCOUT) to {A,B} register output	0.64	0.73	0.87	1.02	ns
T <sub>DSPCKO_CARRYCASCOU_{AREG, BREG}_MULT</sub>	CLK (AREG, BREG) to CARRYCASCOU output using multiplier	4.19	4.79	5.70	7.24	ns
T <sub>DSPCKO_CARRYCASCOU_BREG</sub>	CLK BREG to CARRYCASCOU output not using multiplier	1.88	2.15	2.55	3.04	ns
T <sub>DSPCKO_CARRYCASCOU_DREG_MULT</sub>	CLK DREG to CARRYCASCOU output using multiplier	4.16	4.76	5.65	7.17	ns
T <sub>DSPCKO_CARRYCASCOU_CREG</sub>	CLK CREG to CARRYCASCOU output	1.94	2.21	2.63	3.20	ns
<b>Maximum Frequency</b>						
F <sub>MAX</sub>	With all registers used	628.93	550.66	464.25	363.77	MHz
F <sub>MAX_PATDET</sub>	With pattern detector	531.63	465.77	392.93	310.08	MHz
F <sub>MAX_MULT_NOMREG</sub>	Two register multiply without MREG	349.28	305.62	257.47	210.44	MHz
F <sub>MAX_MULT_NOMREG_PATDET</sub>	Two register multiply without MREG with pattern detect	317.26	277.62	233.92	191.28	MHz
F <sub>MAX_PREADD_MULT_NOADREG</sub>	Without ADREG	397.30	346.26	290.44	223.26	MHz
F <sub>MAX_PREADD_MULT_NOADREG_PATDET</sub>	Without ADREG with pattern detect	397.30	346.26	290.44	223.26	MHz
F <sub>MAX_NOPIPELINEREG</sub>	Without pipeline registers (MREG, ADREG)	260.01	227.01	190.69	150.13	MHz
F <sub>MAX_NOPIPELINEREG_PATDET</sub>	Without pipeline registers (MREG, ADREG) with pattern detect	241.72	211.15	177.43	140.10	MHz

## Clock Buffers and Networks

Table 29: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T_BCCCK_CE/T_BCCKC_CE <sup>(1)</sup>	CE pins setup/hold	0.12/0.39	0.13/0.40	0.16/0.41	0.31/0.17	ns
T_BCCCK_S/T_BCCKC_S <sup>(1)</sup>	S pins setup/hold	0.12/0.39	0.13/0.40	0.16/0.41	0.31/0.17	ns
T_BGCKO_O <sup>(2)</sup>	BUFGCTRL delay from I0/I1 to O	0.08	0.09	0.10	0.14	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFG</sub>	Global clock tree (BUFG)	628.00	628.00	464.00	394.00	MHz

**Notes:**

1. T<sub>BCCCK\_CE</sub> and T<sub>BCCKC\_CE</sub> must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2. T<sub>BGCKO\_O</sub> (BUFG delay from I0 to O) values are the same as T<sub>BCCKO\_O</sub> values.

Table 30: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T_BLOCKO_O	Clock to out delay from I to O	1.11	1.26	1.54	1.56	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFIO</sub>	I/O clock tree (BUFIO)	680.00	680.00	600.00	600.00	MHz

Table 31: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
T_BRCKO_O	Clock to out delay from I to O	0.64	0.76	0.99	1.24	ns
T_BRCKO_O_BYP	Clock to out delay from I to O with Divide Bypass attribute set	0.34	0.39	0.52	0.72	ns
T_BRDO_O	Propagation delay from CLR to O	0.81	0.85	1.09	0.96	ns
<b>Maximum Frequency</b>						
F <sub>MAX_BUFR</sub> <sup>(1)</sup>	Regional clock tree (BUFR)	420.00	375.00	315.00	315.00	MHz

**Notes:**

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO F<sub>MAX</sub> frequency.

## PLL Switching Characteristics

Table 35: PLL Specification

Symbol	Description	Speed Grade				Units
		1.0V		0.9V		
		-3	-2/-2L	-1	-2L	
PLL_F <sub>INMAX</sub>	Maximum input clock frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>INMIN</sub>	Minimum input clock frequency	19.00	19.00	19.00	19.00	MHz
PLL_F <sub>INJITTER</sub>	Maximum input clock period jitter	< 20% of clock input period or 1 ns Max				
PLL_F <sub>INDUTY</sub>	Allowable input duty cycle: 19—49 MHz	25	25	25	25	%
	Allowable input duty cycle: 50—199 MHz	30	30	30	30	%
	Allowable input duty cycle: 200—399 MHz	35	35	35	35	%
	Allowable input duty cycle: 400—499 MHz	40	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	45	%
PLL_F <sub>VCOMIN</sub>	Minimum PLL VCO frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>VCOMAX</sub>	Maximum PLL VCO frequency	2133.00	1866.00	1600.00	1600.00	MHz
PLL_F <sub>BANDWIDTH</sub>	Low PLL bandwidth at typical <sup>(1)</sup>	1.00	1.00	1.00	1.00	MHz
	High PLL bandwidth at typical <sup>(1)</sup>	4.00	4.00	4.00	4.00	MHz
PLL_T <sub>STATPHAOFFSET</sub>	Static phase offset of the PLL outputs <sup>(2)</sup>	0.12	0.12	0.12	0.12	ns
PLL_T <sub>OUTJITTER</sub>	PLL output jitter	Note 3				
PLL_T <sub>OUTDUTY</sub>	PLL output clock duty-cycle precision <sup>(4)</sup>	0.20	0.20	0.20	0.25	ns
PLL_T <sub>LOCKMAX</sub>	PLL maximum lock time	100.00	100.00	100.00	100.00	μs
PLL_F <sub>OUTMAX</sub>	PLL maximum output frequency	800.00	800.00	800.00	800.00	MHz
PLL_F <sub>OUTMIN</sub>	PLL minimum output frequency <sup>(5)</sup>	6.25	6.25	6.25	6.25	MHz
PLL_T <sub>EXTFDVAR</sub>	External clock feedback variation	< 20% of clock input period or 1 ns Max				
PLL_RST <sub>MINPULSE</sub>	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
PLL_F <sub>PFDMAX</sub>	Maximum frequency at the phase frequency detector	550.00	500.00	450.00	450.00	MHz
PLL_F <sub>PFDMIN</sub>	Minimum frequency at the phase frequency detector	19.00	19.00	19.00	19.00	MHz
PLL_T <sub>FBDELAY</sub>	Maximum delay in the feedback path	3 ns Max or one CLKIN cycle				

### Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK

T <sub>PLLDCK_DADDR</sub> /T <sub>PLLCKD_DADDR</sub>	Setup and hold of D address	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>PLLDCK_DI</sub> /T <sub>PLLCKD_DI</sub>	Setup and hold of D input	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>PLLDCK_DEN</sub> /T <sub>PLLCKD_DEN</sub>	Setup and hold of D enable	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T <sub>PLLDCK_DWE</sub> /T <sub>PLLCKD_DWE</sub>	Setup and hold of D write enable	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T <sub>PLLCKO_DRDY</sub>	CLK to out of DRDY	0.65	0.72	0.99	0.99	ns, Max
F <sub>DCK</sub>	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max

#### Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

**Table 48** summarizes the DC specifications of the clock input of the GTP transceiver. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

**Table 48: GTP Transceiver Clock DC Input Level Specification**

Symbol	DC Parameter	Min	Typ	Max	Units
$V_{IDIFF}$	Differential peak-to-peak input voltage	350	–	2000	mV
$R_{IN}$	Differential input resistance	–	100	–	$\Omega$
$C_{EXT}$	Required external AC coupling capacitor	–	100	–	nF

## GTP Transceiver Switching Characteristics

Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further information.

**Table 49: GTP Transceiver Performance**

Symbol	Description	Output Divider	Speed Grade								Units	
			1.0V				0.9V					
			-3		-2/-2L		-1		-2L			
			Package Type									
			FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG	FFG FBG SBG	FGG FTG CSG		
$F_{GTPMAX}$	Maximum GTP transceiver data rate		6.6	5.4	6.6	5.4	3.75	3.75	3.75	3.75	Gb/s	
$F_{GTPMIN}$	Minimum GTP transceiver data rate		0.500	0.500	0.500	0.500	0.500	0.500	0.500	0.500	Gb/s	
$F_{GTPRANGE}$	PLL line rate range	1	3.2–6.6		3.2–6.6		3.2–3.75		3.2–3.75		Gb/s	
		2	1.6–3.3		1.6–3.3		1.6–3.2		1.6–3.2		Gb/s	
		4	0.8–1.65		0.8–1.65		0.8–1.6		0.8–1.6		Gb/s	
		8	0.5–0.825		0.5–0.825		0.5–0.8		0.5–0.8		Gb/s	
$F_{GTPPLL RANGE}$	GTP transceiver PLL frequency range		1.6–3.3		1.6–3.3		1.6–3.3		1.6–3.3		GHz	

**Table 50: GTP Transceiver Dynamic Reconfiguration Port (DRP) Switching Characteristics**

Symbol	Description	Speed Grade				Units	
		1.0V		0.9V			
		-3	-2/-2L	-1	-2L		
$F_{GTPDRPCLK}$	GTPDRPCLK maximum frequency	175	175	156	125	MHz	

**Table 51: GTP Transceiver Reference Clock Switching Characteristics**

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
$F_{GCLK}$	Reference clock frequency range		60	–	660	MHz
$T_{RCLK}$	Reference clock rise time	20% – 80%	–	200	–	ps
$T_{FCLK}$	Reference clock fall time	20% – 80%	–	200	–	ps
$T_{DCREF}$	Reference clock duty cycle	Transceiver PLL only	40	–	60	%




Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Units
			Min	Typ	Max	
T <sub>LOCK</sub>	Initial PLL lock		—	—	1	ms
T <sub>DLOCK</sub>	Clock recovery phase acquisition and adaptation time.	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	—	50,000	2.3 x 10 <sup>6</sup>	UI

Table 53: GTP Transceiver User Clock Switching Characteristics<sup>(1)</sup>

Symbol	Description	Conditions	Speed Grade				Units
			1.0V			0.9V	
			-3	-2/-2L	-1	-2L	
F <sub>TXOUT</sub>	TXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>RXOUT</sub>	RXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F <sub>TXIN</sub>	TXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN</sub>	RXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>TXIN2</sub>	TXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F <sub>RXIN2</sub>	RXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz

**Notes:**

1. Clocking must be implemented as described in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#).

Table 54: GTP Transceiver Transmitter Switching Characteristics

Symbol	Description	Condition	Min	Typ	Max	Units
$F_{GTPTX}$	Serial data rate range		0.500	—	$F_{GTPMAX}$	Gb/s
$T_{RTX}$	TX rise time	20%–80%	—	50	—	ps
$T_{FTX}$	TX fall time	20%–80%	—	50	—	ps
$T_{LLSKEW}$	TX lane-to-lane skew <sup>(1)</sup>		—	—	500	ps
$V_{TXOOBVDPDPP}$	Electrical idle amplitude		—	—	20	mV
$T_{TXOOBTTRANSITION}$	Electrical idle transition time		—	—	140	ns
$TJ_{6.6}$	Total Jitter <sup>(2)(3)</sup>	6.6 Gb/s	—	—	0.30	UI
$DJ_{6.6}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{5.0}$	Total Jitter <sup>(2)(3)</sup>	5.0 Gb/s	—	—	0.30	UI
$DJ_{5.0}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{4.25}$	Total Jitter <sup>(2)(3)</sup>	4.25 Gb/s	—	—	0.30	UI
$DJ_{4.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{3.75}$	Total Jitter <sup>(2)(3)</sup>	3.75 Gb/s	—	—	0.30	UI
$DJ_{3.75}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.15	UI
$TJ_{3.2}$	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(4)</sup>	—	—	0.2	UI
$DJ_{3.2}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.1	UI
$TJ_{3.2L}$	Total Jitter <sup>(2)(3)</sup>	3.20 Gb/s <sup>(5)</sup>	—	—	0.32	UI
$DJ_{3.2L}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.16	UI
$TJ_{2.5}$	Total Jitter <sup>(2)(3)</sup>	2.5 Gb/s <sup>(6)</sup>	—	—	0.20	UI
$DJ_{2.5}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.08	UI
$TJ_{1.25}$	Total Jitter <sup>(2)(3)</sup>	1.25 Gb/s <sup>(7)</sup>	—	—	0.15	UI
$DJ_{1.25}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.06	UI
$TJ_{500}$	Total Jitter <sup>(2)(3)</sup>	500 Mb/s	—	—	0.1	UI
$DJ_{500}$	Deterministic Jitter <sup>(2)(3)</sup>		—	—	0.03	UI

**Notes:**

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
2. Using PLL[0/1]\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
3. All jitter values are based on a bit-error ratio of  $1e^{-12}$ .
4. PLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
5. PLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
6. PLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
7. PLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

## XADC Specifications

Table 62: XADC Specifications

Parameter	Symbol	Comments/Conditions	Min	Typ	Max	Units
$V_{CCADC} = 1.8V \pm 5\%$ , $V_{REFP} = 1.25V$ , $V_{REFN} = 0V$ , $ADCCLK = 26\text{ MHz}$ , $T_j = -40^\circ C$ to $100^\circ C$ , Typical values at $T_j=+40^\circ C$						
<b>ADC Accuracy<sup>(1)</sup></b>						
Resolution			12	–	–	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 2$	LSBs
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	LSBs
Offset Error	Unipolar operation		–	–	$\pm 8$	LSBs
	Bipolar operation		–	–	$\pm 4$	LSBs
Gain Error			–	–	$\pm 0.5$	%
Offset Matching			–	–	4	LSBs
Gain Matching			–	–	0.3	%
Sample Rate			0.1	–	1	MS/s
Signal to Noise Ratio <sup>(2)</sup>	SNR	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	60	–	–	dB
RMS Code Noise	External 1.25V reference		–	–	2	LSBs
	On-chip reference		–	3	–	LSBs
Total Harmonic Distortion <sup>(2)</sup>	THD	$F_{SAMPLE} = 500\text{KS/s}$ , $F_{IN} = 20\text{KHz}$	70	–	–	dB
<b>ADC Accuracy at Extended Temperatures (-55°C to 125°C)</b>						
Resolution			10	–	–	Bits
Integral Nonlinearity <sup>(2)</sup>	INL		–	–	$\pm 1$	LSB (at 10 bits)
Differential Nonlinearity	DNL	No missing codes, guaranteed monotonic	–	–	$\pm 1$	
<b>Analog Inputs<sup>(3)</sup></b>						
ADC Input Ranges	Unipolar operation		0	–	1	V
	Bipolar operation		-0.5	–	+0.5	V
	Unipolar common mode range (FS input)		0	–	+0.5	V
	Bipolar common mode range (FS input)		+0.5	–	+0.6	V
Maximum External Channel Input Ranges	Adjacent analog channels set within these ranges should not corrupt measurements on adjacent channels		-0.1	–	$V_{CCADC}$	V
Auxiliary Channel Full Resolution Bandwidth	FRBW		250	–	–	KHz
<b>On-Chip Sensors</b>						
Temperature Sensor Error	$T_j = -40^\circ C$ to $100^\circ C$		–	–	$\pm 4$	°C
	$T_j = -55^\circ C$ to $+125^\circ C$		–	–	$\pm 6$	°C
Supply Sensor Error	Measurement range of $V_{CCAUX}$ 1.8V $\pm 5\%$ $T_j = -40^\circ C$ to $+100^\circ C$		–	–	$\pm 1$	%
	Measurement range of $V_{CCAUX}$ 1.8V $\pm 5\%$ $T_j = -55^\circ C$ to $+125^\circ C$		–	–	$\pm 2$	%
<b>Conversion Rate<sup>(4)</sup></b>						
Conversion Time - Continuous	t <sub>CONV</sub>	Number of ADCCLK cycles	26	–	32	Cycles
Conversion Time - Event	t <sub>CONV</sub>	Number of CLK cycles	–	–	21	Cycles
DRP Clock Frequency	DCLK	DRP clock frequency	8	–	250	MHz
ADC Clock Frequency	ADCCLK	Derived from DCLK	1	–	26	MHz

## Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

### AUTOMOTIVE APPLICATIONS DISCLAIMER

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.