



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### Details

|                                |                                                                                                                                         |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Active                                                                                                                                  |
| Number of LABs/CLBs            | 5900                                                                                                                                    |
| Number of Logic Elements/Cells | 75520                                                                                                                                   |
| Total RAM Bits                 | 3870720                                                                                                                                 |
| Number of I/O                  | 210                                                                                                                                     |
| Number of Gates                | -                                                                                                                                       |
| Voltage - Supply               | 0.95V ~ 1.05V                                                                                                                           |
| Mounting Type                  | Surface Mount                                                                                                                           |
| Operating Temperature          | 0°C ~ 100°C (TJ)                                                                                                                        |
| Package / Case                 | 324-LFBGA, CSPBGA                                                                                                                       |
| Supplier Device Package        | 324-CSPBGA (15x15)                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc7a75t-3csg324e">https://www.e-xfl.com/product-detail/xilinx/xc7a75t-3csg324e</a> |

Table 2: Recommended Operating Conditions<sup>(1)(2)</sup> (Cont'd)

| Symbol             | Description                                                                 | Min | Typ | Max | Units |
|--------------------|-----------------------------------------------------------------------------|-----|-----|-----|-------|
| <b>Temperature</b> |                                                                             |     |     |     |       |
| $T_j$              | Junction temperature operating range for commercial (C) temperature devices | 0   | —   | 85  | °C    |
|                    | Junction temperature operating range for extended (E) temperature devices   | 0   | —   | 100 | °C    |
|                    | Junction temperature operating range for industrial (I) temperature devices | –40 | —   | 100 | °C    |

**Notes:**

- All voltages are relative to ground.
- For the design of the power distribution system consult [UG483](#), 7 Series FPGAs PCB Design and Pin Planning Guide.
- Configuration data is retained even if  $V_{CCO}$  drops to 0V.
- Includes  $V_{CCO}$  of 1.2V, 1.5V, 1.8V, 2.5V, and 3.3V.
- The lower absolute voltage specification always applies.
- A total of 200 mA per bank should not be exceeded.
- $V_{CCBATT}$  is required only when using bitstream encryption. If battery is not used, connect  $V_{CCBATT}$  to either ground or  $V_{CCAUX}$ .
- Each voltage listed requires the filter circuit described in [UG482](#): 7 Series FPGAs GTP Transceiver User Guide.
- Voltages are specified for the temperature range of  $T_j = 0^\circ\text{C}$  to  $+85^\circ\text{C}$ .

Table 3: DC Characteristics Over Recommended Operating Conditions

| Symbol               | Description                                                                                                                                                                     | Min  | Typ <sup>(1)</sup> | Max | Units |
|----------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|--------------------|-----|-------|
| $V_{DRINT}$          | Data retention $V_{CCINT}$ voltage (below which configuration data might be lost)                                                                                               | 0.75 | —                  | —   | V     |
| $V_{DRI}$            | Data retention $V_{CCAUX}$ voltage (below which configuration data might be lost)                                                                                               | 1.5  | —                  | —   | V     |
| $I_{REF}$            | $V_{REF}$ leakage current per pin                                                                                                                                               | —    | —                  | 15  | μA    |
| $I_L$                | Input or output leakage current per pin (sample-tested)                                                                                                                         | —    | —                  | 15  | μA    |
| $C_{IN}^{(2)}$       | Die input capacitance at the pad                                                                                                                                                | —    | —                  | 8   | pF    |
| $I_{RPU}$            | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 3.3V$                                                                                                                  | 90   | —                  | 330 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 2.5V$                                                                                                                  | 68   | —                  | 250 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.8V$                                                                                                                  | 34   | —                  | 220 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.5V$                                                                                                                  | 23   | —                  | 150 | μA    |
|                      | Pad pull-up (when selected) @ $V_{IN} = 0V$ , $V_{CCO} = 1.2V$                                                                                                                  | 12   | —                  | 120 | μA    |
| $I_{RPD}$            | Pad pull-down (when selected) @ $V_{IN} = 3.3V$                                                                                                                                 | 68   | —                  | 330 | μA    |
|                      | Pad pull-down (when selected) @ $V_{IN} = 1.8V$                                                                                                                                 | 45   | —                  | 180 | μA    |
| $I_{CCADC}$          | Analog supply current, analog circuits in powered up state                                                                                                                      | —    | —                  | 25  | mA    |
| $I_{BATT}^{(3)}$     | Battery supply current                                                                                                                                                          | —    | —                  | 150 | nA    |
| $R_{IN\_TERM}^{(4)}$ | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_40) for commercial (C), and industrial (I), and extended (E) temperature devices | 28   | 40                 | 55  | Ω     |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_50) for commercial (C), and industrial (I), and extended (E) temperature devices | 35   | 50                 | 65  | Ω     |
|                      | Thevenin equivalent resistance of programmable input termination to $V_{CCO}/2$ (UNTUNED_SPLIT_60) for commercial (C), and industrial (I), and extended (E) temperature devices | 44   | 60                 | 83  | Ω     |

Table 3: DC Characteristics Over Recommended Operating Conditions (Cont'd)

| Symbol | Description                         | Min | Typ <sup>(1)</sup> | Max | Units    |
|--------|-------------------------------------|-----|--------------------|-----|----------|
| n      | Temperature diode ideality factor   | –   | 1.010              | –   | –        |
| r      | Temperature diode series resistance | –   | 2                  | –   | $\Omega$ |

**Notes:**

1. Typical values are specified at nominal voltage, 25°C.
2. This measurement represents the die capacitance at the pad, not including the package.
3. Maximum value specified for worst case process at 25°C.
4. Termination resistance to a  $V_{CCO}/2$  level.

Table 4:  $V_{IN}$  Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks<sup>(1)</sup>

| AC Voltage Overshoot | % of UI @–40°C to 100°C | AC Voltage Undershoot | % of UI @–40°C to 100°C |
|----------------------|-------------------------|-----------------------|-------------------------|
| $V_{CCO} + 0.40$     | 100                     | –0.40                 | 100                     |
| $V_{CCO} + 0.45$     | 100                     | –0.45                 | 61.7                    |
| $V_{CCO} + 0.50$     | 100                     | –0.50                 | 25.8                    |
| $V_{CCO} + 0.55$     | 100                     | –0.55                 | 11.0                    |
| $V_{CCO} + 0.60$     | 46.6                    | –0.60                 | 4.77                    |
| $V_{CCO} + 0.65$     | 21.2                    | –0.65                 | 2.10                    |
| $V_{CCO} + 0.70$     | 9.75                    | –0.70                 | 0.94                    |
| $V_{CCO} + 0.75$     | 4.55                    | –0.75                 | 0.43                    |
| $V_{CCO} + 0.80$     | 2.15                    | –0.80                 | 0.20                    |
| $V_{CCO} + 0.85$     | 1.02                    | –0.85                 | 0.09                    |
| $V_{CCO} + 0.90$     | 0.49                    | –0.90                 | 0.04                    |
| $V_{CCO} + 0.95$     | 0.24                    | –0.95                 | 0.02                    |

**Notes:**

1. A total of 200 mA per bank should not be exceeded.

Table 5: Typical Quiescent Supply Current

| Symbol        | Description                           | Device   | Speed Grade |        |     |      | Units |
|---------------|---------------------------------------|----------|-------------|--------|-----|------|-------|
|               |                                       |          | 1.0V        |        |     | 0.9V |       |
|               |                                       |          | -3          | -2/-2L | -1  | -2L  |       |
| $I_{CCINTQ}$  | Quiescent $V_{CCINT}$ supply current  | XC7A100T | 155         | 155    | 155 | 108  | mA    |
|               |                                       | XC7A200T | 328         | 328    | 328 | 232  | mA    |
| $I_{CCOQ}$    | Quiescent $V_{CCO}$ supply current    | XC7A100T | 4           | 4      | 4   | 4    | mA    |
|               |                                       | XC7A200T | 5           | 5      | 5   | 5    | mA    |
| $I_{CCAUXQ}$  | Quiescent $V_{CCAUX}$ supply current  | XC7A100T | 36          | 36     | 36  | 36   | mA    |
|               |                                       | XC7A200T | 73          | 73     | 73  | 73   | mA    |
| $I_{CCBRAMQ}$ | Quiescent $V_{CCBRAM}$ supply current | XC7A100T | 4           | 4      | 4   | 4    | mA    |
|               |                                       | XC7A200T | 11          | 11     | 11  | 11   | mA    |

**Notes:**

1. Typical values are specified at nominal voltage, 85°C junction temperature ( $T_j$ ) with single-ended SelectIO resources.
2. Typical values are for blank configured devices with no output current loads, no active input pull-up resistors, all I/O pins are 3-state and floating.
3. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at <http://www.xilinx.com/power>) to calculate static power consumption for conditions other than those specified.

Table 9: Differential SelectIO DC Input and Output Levels

| I/O Standard | $V_{ICM}^{(1)}$ |        |             | $V_{ID}^{(2)}$ |        |        | $V_{OCM}^{(3)}$ |                 |                 | $V_{OD}^{(4)}$ |        |        |
|--------------|-----------------|--------|-------------|----------------|--------|--------|-----------------|-----------------|-----------------|----------------|--------|--------|
|              | V, Min          | V, Typ | V, Max      | V, Min         | V, Typ | V, Max | V, Min          | V, Typ          | V, Max          | V, Min         | V, Typ | V, Max |
| BLVDS_25     | 0.300           | 1.200  | 1.425       | 0.100          | —      | —      | —               | 1.250           | —               | Note 5         |        |        |
| MINI_LVDS_25 | 0.300           | 1.200  | $V_{CCAUX}$ | 0.200          | 0.400  | 0.600  | 1.000           | 1.200           | 1.400           | 0.300          | 0.450  | 0.600  |
| PPDS_25      | 0.200           | 0.900  | $V_{CCAUX}$ | 0.100          | 0.250  | 0.400  | 0.500           | 0.950           | 1.400           | 0.100          | 0.250  | 0.400  |
| RSDS_25      | 0.300           | 0.900  | 1.500       | 0.100          | 0.350  | 0.600  | 1.000           | 1.200           | 1.400           | 0.100          | 0.350  | 0.600  |
| TMDS_33      | 2.700           | 2.965  | 3.230       | 0.150          | 0.675  | 1.200  | $V_{CCO}-0.405$ | $V_{CCO}-0.300$ | $V_{CCO}-0.190$ | 0.400          | 0.600  | 0.800  |

**Notes:**

1.  $V_{ICM}$  is the input common mode voltage.
2.  $V_{ID}$  is the input differential voltage ( $Q - \bar{Q}$ ).
3.  $V_{OCM}$  is the output common mode voltage.
4.  $V_{OD}$  is the output differential voltage ( $Q - \bar{Q}$ ).
5.  $V_{OD}$  for BLVDS will vary significantly depending on topology and loading.

Table 10: Complementary Differential SelectIO DC Input and Output Levels

| I/O Standard    | $V_{ICM}^{(1)}$ |        |        | $V_{ID}^{(2)}$ |        | $V_{OL}^{(3)}$        | $V_{OH}^{(4)}$        | $I_{OL}$ | $I_{OH}$ |
|-----------------|-----------------|--------|--------|----------------|--------|-----------------------|-----------------------|----------|----------|
|                 | V, Min          | V, Typ | V, Max | V, Min         | V, Max | V, Max                | V, Min                | mA, Max  | mA, Min  |
| DIFF_HSTL_I     | 0.300           | 0.750  | 1.125  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 8.00     | –8.00    |
| DIFF_HSTL_I_18  | 0.300           | 0.900  | 1.425  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 8.00     | –8.00    |
| DIFF_HSTL_II    | 0.300           | 0.750  | 1.125  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 16.00    | –16.00   |
| DIFF_HSTL_II_18 | 0.300           | 0.900  | 1.425  | 0.100          | —      | 0.400                 | $V_{CCO}-0.400$       | 16.00    | –16.00   |
| DIFF_HSUL_12    | 0.300           | 0.600  | 0.850  | 0.100          | —      | 20% $V_{CCO}$         | 80% $V_{CCO}$         | 0.100    | –0.100   |
| DIFF_MOBILE_DDR | 0.300           | 0.900  | 1.425  | 0.100          | —      | 10% $V_{CCO}$         | 90% $V_{CCO}$         | 0.100    | –0.100   |
| DIFF_SSTL135    | 0.300           | 0.675  | 1.000  | 0.100          | —      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 13.0     | –13.0    |
| DIFF_SSTL135_R  | 0.300           | 0.675  | 1.000  | 0.100          | —      | $(V_{CCO}/2) - 0.150$ | $(V_{CCO}/2) + 0.150$ | 8.9      | –8.9     |
| DIFF_SSTL15     | 0.300           | 0.750  | 1.125  | 0.100          | —      | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 13.0     | –13.0    |
| DIFF_SSTL15_R   | 0.300           | 0.750  | 1.125  | 0.100          | —      | $(V_{CCO}/2) - 0.175$ | $(V_{CCO}/2) + 0.175$ | 8.9      | –8.9     |
| DIFF_SSTL18_I   | 0.300           | 0.900  | 1.425  | 0.100          | —      | $(V_{CCO}/2) - 0.470$ | $(V_{CCO}/2) + 0.470$ | 8.00     | –8.00    |
| DIFF_SSTL18_II  | 0.300           | 0.900  | 1.425  | 0.100          | —      | $(V_{CCO}/2) - 0.600$ | $(V_{CCO}/2) + 0.600$ | 13.4     | –13.4    |

**Notes:**

1.  $V_{ICM}$  is the input common mode voltage.
2.  $V_{ID}$  is the input differential voltage ( $Q - \bar{Q}$ ).
3.  $V_{OL}$  is the single-ended low-output voltage.
4.  $V_{OH}$  is the single-ended high-output voltage.

## Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. [Table 12](#) correlates the current status of each Artix-7 device on a per speed grade basis.

**Table 12: Artix-7 Device Speed Grade Designations**

| Device   | Speed Grade Designations |             |                        |
|----------|--------------------------|-------------|------------------------|
|          | Advance                  | Preliminary | Production             |
| XC7A100T | -2L (0.9V)               |             | -3, -2, -2L (1.0V), -1 |
| XC7A200T | -2L (0.9V)               |             | -3, -2, -2L (1.0V), -1 |

## Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

[Table 13](#) lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

**Table 13: Artix-7 Device Production Software and Speed Specification Release**

| Device   | Speed Grade                                                       |        |      |
|----------|-------------------------------------------------------------------|--------|------|
|          | 1.0V                                                              |        | 0.9V |
|          | -3                                                                | -2/-2L | -1   |
| XC7A100T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 |        |      |
| XC7A200T | ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07 |        |      |

### Notes:

- Blank entries indicate a device and/or speed grade in advance or preliminary status.

Table 16: 3.3V IOB High Range (HR) Switching Characteristics (Cont'd)

| I/O Standard      | T <sub>IOPI</sub> |        |      |      | T <sub>IOOP</sub> |        |      |      | T <sub>IOTP</sub> |        |      |      | Units |
|-------------------|-------------------|--------|------|------|-------------------|--------|------|------|-------------------|--------|------|------|-------|
|                   | Speed Grade       |        |      |      | Speed Grade       |        |      |      | Speed Grade       |        |      |      |       |
|                   | 1.0V              |        | 0.9V |      | 1.0V              |        | 0.9V |      | 1.0V              |        | 0.9V |      |       |
|                   | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  | -3                | -2/-2L | -1   | -2L  |       |
| HSTL_II_F         | 0.65              | 0.73   | 0.80 | 0.85 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| HSTL_I_18_F       | 0.67              | 0.75   | 0.82 | 0.87 | 1.13              | 1.26   | 1.51 | 1.72 | 1.70              | 1.92   | 2.34 | 2.37 | ns    |
| HSTL_II_18_F      | 0.66              | 0.75   | 0.81 | 0.87 | 1.12              | 1.24   | 1.49 | 1.71 | 1.69              | 1.90   | 2.32 | 2.36 | ns    |
| DIFF_HSTL_I_F     | 0.68              | 0.76   | 0.83 | 0.85 | 1.18              | 1.30   | 1.56 | 1.77 | 1.75              | 1.96   | 2.39 | 2.42 | ns    |
| DIFF_HSTL_II_F    | 0.68              | 0.76   | 0.83 | 0.85 | 1.21              | 1.33   | 1.59 | 1.77 | 1.78              | 1.99   | 2.42 | 2.42 | ns    |
| DIFF_HSTL_I_18_F  | 0.71              | 0.79   | 0.86 | 0.87 | 1.21              | 1.33   | 1.59 | 1.77 | 1.78              | 1.99   | 2.42 | 2.42 | ns    |
| DIFF_HSTL_II_18_F | 0.70              | 0.78   | 0.85 | 0.87 | 1.21              | 1.33   | 1.59 | 1.77 | 1.78              | 1.99   | 2.42 | 2.42 | ns    |
| LVC MOS33_S4      | 1.26              | 1.34   | 1.41 | 1.62 | 3.80              | 3.93   | 4.18 | 4.41 | 4.37              | 4.59   | 5.01 | 5.06 | ns    |
| LVC MOS33_S8      | 1.26              | 1.34   | 1.41 | 1.62 | 3.52              | 3.65   | 3.90 | 4.13 | 4.09              | 4.31   | 4.73 | 4.78 | ns    |
| LVC MOS33_S12     | 1.26              | 1.34   | 1.41 | 1.62 | 3.09              | 3.21   | 3.46 | 3.69 | 3.65              | 3.87   | 4.29 | 4.34 | ns    |
| LVC MOS33_S16     | 1.26              | 1.34   | 1.41 | 1.62 | 3.40              | 3.52   | 3.77 | 4.00 | 3.97              | 4.18   | 4.60 | 4.65 | ns    |
| LVC MOS33_F4      | 1.26              | 1.34   | 1.41 | 1.62 | 3.26              | 3.38   | 3.64 | 3.86 | 3.83              | 4.04   | 4.46 | 4.51 | ns    |
| LVC MOS33_F8      | 1.26              | 1.34   | 1.41 | 1.62 | 2.74              | 2.87   | 3.12 | 3.35 | 3.31              | 3.52   | 3.95 | 4.00 | ns    |
| LVC MOS33_F12     | 1.26              | 1.34   | 1.41 | 1.62 | 2.55              | 2.68   | 2.93 | 3.16 | 3.12              | 3.34   | 3.76 | 3.81 | ns    |
| LVC MOS33_F16     | 1.26              | 1.34   | 1.41 | 1.62 | 2.55              | 2.68   | 2.93 | 3.16 | 3.12              | 3.34   | 3.76 | 3.81 | ns    |
| LVC MOS25_S4      | 1.12              | 1.20   | 1.27 | 1.43 | 3.13              | 3.26   | 3.51 | 3.72 | 3.70              | 3.91   | 4.34 | 4.37 | ns    |
| LVC MOS25_S8      | 1.12              | 1.20   | 1.27 | 1.43 | 2.88              | 3.01   | 3.26 | 3.49 | 3.45              | 3.67   | 4.09 | 4.14 | ns    |
| LVC MOS25_S12     | 1.12              | 1.20   | 1.27 | 1.43 | 2.48              | 2.60   | 2.85 | 3.08 | 3.05              | 3.26   | 3.68 | 3.73 | ns    |
| LVC MOS25_S16     | 1.12              | 1.20   | 1.27 | 1.43 | 2.82              | 2.94   | 3.20 | 3.43 | 3.39              | 3.60   | 4.03 | 4.08 | ns    |
| LVC MOS25_F4      | 1.12              | 1.20   | 1.27 | 1.43 | 2.74              | 2.87   | 3.12 | 3.35 | 3.31              | 3.52   | 3.95 | 4.00 | ns    |
| LVC MOS25_F8      | 1.12              | 1.20   | 1.27 | 1.43 | 2.18              | 2.30   | 2.56 | 2.79 | 2.75              | 2.96   | 3.39 | 3.44 | ns    |
| LVC MOS25_F12     | 1.12              | 1.20   | 1.27 | 1.43 | 2.16              | 2.29   | 2.54 | 2.77 | 2.73              | 2.95   | 3.37 | 3.42 | ns    |
| LVC MOS25_F16     | 1.12              | 1.20   | 1.27 | 1.43 | 2.01              | 2.13   | 2.39 | 2.61 | 2.58              | 2.79   | 3.21 | 3.26 | ns    |
| LVC MOS18_S4      | 0.74              | 0.83   | 0.89 | 0.94 | 1.62              | 1.74   | 1.99 | 2.19 | 2.19              | 2.40   | 2.82 | 2.84 | ns    |
| LVC MOS18_S8      | 0.74              | 0.83   | 0.89 | 0.94 | 2.18              | 2.30   | 2.56 | 2.79 | 2.75              | 2.96   | 3.39 | 3.44 | ns    |
| LVC MOS18_S12     | 0.74              | 0.83   | 0.89 | 0.94 | 2.18              | 2.30   | 2.56 | 2.79 | 2.75              | 2.96   | 3.39 | 3.44 | ns    |
| LVC MOS18_S16     | 0.74              | 0.83   | 0.89 | 0.94 | 1.52              | 1.65   | 1.90 | 2.13 | 2.09              | 2.31   | 2.73 | 2.78 | ns    |
| LVC MOS18_S24     | 0.74              | 0.83   | 0.89 | 0.94 | 1.60              | 1.72   | 1.98 | 2.21 | 2.17              | 2.38   | 2.81 | 2.86 | ns    |
| LVC MOS18_F4      | 0.74              | 0.83   | 0.89 | 0.94 | 1.45              | 1.57   | 1.82 | 2.05 | 2.01              | 2.23   | 2.65 | 2.70 | ns    |
| LVC MOS18_F8      | 0.74              | 0.83   | 0.89 | 0.94 | 1.68              | 1.80   | 2.06 | 2.29 | 2.25              | 2.46   | 2.89 | 2.94 | ns    |
| LVC MOS18_F12     | 0.74              | 0.83   | 0.89 | 0.94 | 1.68              | 1.80   | 2.06 | 2.29 | 2.25              | 2.46   | 2.89 | 2.94 | ns    |
| LVC MOS18_F16     | 0.74              | 0.83   | 0.89 | 0.94 | 1.40              | 1.52   | 1.77 | 2.00 | 1.97              | 2.18   | 2.60 | 2.65 | ns    |
| LVC MOS18_F24     | 0.74              | 0.83   | 0.89 | 0.94 | 1.34              | 1.46   | 1.71 | 1.94 | 1.90              | 2.12   | 2.54 | 2.59 | ns    |
| LVC MOS15_S4      | 0.77              | 0.86   | 0.93 | 0.98 | 2.05              | 2.18   | 2.43 | 2.50 | 2.62              | 2.84   | 3.26 | 3.15 | ns    |
| LVC MOS15_S8      | 0.77              | 0.86   | 0.93 | 0.98 | 2.09              | 2.21   | 2.46 | 2.69 | 2.65              | 2.87   | 3.29 | 3.34 | ns    |
| LVC MOS15_S12     | 0.77              | 0.86   | 0.93 | 0.98 | 1.59              | 1.71   | 1.96 | 2.19 | 2.15              | 2.37   | 2.79 | 2.84 | ns    |
| LVC MOS15_S16     | 0.77              | 0.86   | 0.93 | 0.98 | 1.59              | 1.71   | 1.96 | 2.19 | 2.15              | 2.37   | 2.79 | 2.84 | ns    |

## Output Serializer/Deserializer Switching Characteristics

Table 21: OSERDES Switching Characteristics

| Symbol                                                      | Description                                   | Speed Grade |            |            |            | Units |
|-------------------------------------------------------------|-----------------------------------------------|-------------|------------|------------|------------|-------|
|                                                             |                                               | 1.0V        |            |            | 0.9V       |       |
|                                                             |                                               | -3          | -2/-2L     | -1         | -2L        |       |
| Setup/Hold                                                  |                                               |             |            |            |            |       |
| T <sub>OSDCK_D</sub> /T <sub>OSCKD_D</sub>                  | D input setup/hold with respect to CLKDIV     | 0.42/0.03   | 0.45/0.03  | 0.63/0.03  | 0.44/−0.25 | ns    |
| T <sub>OSDCK_T</sub> /T <sub>OSCKD_T</sub> <sup>(1)</sup>   | T input setup/hold with respect to CLK        | 0.69/−0.13  | 0.73/−0.13 | 0.88/−0.13 | 0.60/−0.25 | ns    |
| T <sub>OSDCK_T2</sub> /T <sub>OSCKD_T2</sub> <sup>(1)</sup> | T input setup/hold with respect to CLKDIV     | 0.31/−0.13  | 0.34/−0.13 | 0.39/−0.13 | 0.46/−0.25 | ns    |
| T <sub>OSCCK_OCE</sub> /T <sub>OSCKC_OCE</sub>              | OCE input setup/hold with respect to CLK      | 0.32/0.58   | 0.34/0.58  | 0.51/0.58  | 0.21/−0.15 | ns    |
| T <sub>OSCCK_S</sub>                                        | SR (reset) input setup with respect to CLKDIV | 0.47        | 0.52       | 0.85       | 0.70       | ns    |
| T <sub>OSCCK_TCE</sub> /T <sub>OSCKC_TCE</sub>              | TCE input setup/hold with respect to CLK      | 0.32/0.01   | 0.34/0.01  | 0.51/0.01  | 0.22/−0.15 | ns    |
| Sequential Delays                                           |                                               |             |            |            |            |       |
| T <sub>OSCKO_OQ</sub>                                       | Clock to out from CLK to OQ                   | 0.40        | 0.42       | 0.48       | 0.54       | ns    |
| T <sub>OSCKO_TQ</sub>                                       | Clock to out from CLK to TQ                   | 0.47        | 0.49       | 0.56       | 0.63       | ns    |
| Combinatorial                                               |                                               |             |            |            |            |       |
| T <sub>OSDO_TTQ</sub>                                       | T input to TQ Out                             | 0.83        | 0.92       | 1.11       | 1.18       | ns    |

**Notes:**

- $T_{OSDCK\_T2}$  and  $T_{OSCKD\_T2}$  are reported as  $T_{OSDCK\_T}/T_{OSCKD\_T}$  in TRACE report.

## CLB Switching Characteristics

Table 24: CLB Switching Characteristics

| Symbol                                                        | Description                                                                                      | Speed Grade |           |           |            | Units   |
|---------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-------------|-----------|-----------|------------|---------|
|                                                               |                                                                                                  | 1.0V        |           |           | 0.9V       |         |
|                                                               |                                                                                                  | -3          | -2/-2L    | -1        | -2L        |         |
| Combinatorial Delays                                          |                                                                                                  |             |           |           |            |         |
| T <sub>ILO</sub>                                              | An – Dn LUT address to A                                                                         | 0.10        | 0.11      | 0.13      | 0.15       | ns, Max |
| T <sub>ILO_2</sub>                                            | An – Dn LUT address to AMUX/CMUX                                                                 | 0.27        | 0.30      | 0.36      | 0.41       | ns, Max |
| T <sub>ILO_3</sub>                                            | An – Dn LUT address to BMUX_A                                                                    | 0.42        | 0.46      | 0.55      | 0.65       | ns, Max |
| T <sub>ITO</sub>                                              | An – Dn inputs to A – D Q outputs                                                                | 0.94        | 1.05      | 1.27      | 1.51       | ns, Max |
| T <sub>AXA</sub>                                              | AX inputs to AMUX output                                                                         | 0.62        | 0.69      | 0.84      | 1.01       | ns, Max |
| T <sub>AXB</sub>                                              | AX inputs to BMUX output                                                                         | 0.58        | 0.66      | 0.83      | 0.98       | ns, Max |
| T <sub>AXC</sub>                                              | AX inputs to CMUX output                                                                         | 0.60        | 0.68      | 0.82      | 0.98       | ns, Max |
| T <sub>AXD</sub>                                              | AX inputs to DMUX output                                                                         | 0.68        | 0.75      | 0.90      | 1.08       | ns, Max |
| T <sub>BXB</sub>                                              | BX inputs to BMUX output                                                                         | 0.51        | 0.57      | 0.69      | 0.82       | ns, Max |
| T <sub>BXD</sub>                                              | BX inputs to DMUX output                                                                         | 0.62        | 0.69      | 0.82      | 0.99       | ns, Max |
| T <sub>CXC</sub>                                              | CX inputs to CMUX output                                                                         | 0.42        | 0.48      | 0.58      | 0.69       | ns, Max |
| T <sub>CXD</sub>                                              | CX inputs to DMUX output                                                                         | 0.53        | 0.59      | 0.71      | 0.86       | ns, Max |
| T <sub>DXD</sub>                                              | DX inputs to DMUX output                                                                         | 0.52        | 0.58      | 0.70      | 0.84       | ns, Max |
| Sequential Delays                                             |                                                                                                  |             |           |           |            |         |
| T <sub>CKO</sub>                                              | Clock to AQ – DQ outputs                                                                         | 0.40        | 0.44      | 0.53      | 0.62       | ns, Max |
| T <sub>SHCKO</sub>                                            | Clock to AMUX – DMUX outputs                                                                     | 0.47        | 0.53      | 0.66      | 0.73       | ns, Max |
| Setup and Hold Times of CLB Flip-Flops Before/After Clock CLK |                                                                                                  |             |           |           |            |         |
| T <sub>AS</sub> /T <sub>AH</sub>                              | A <sub>N</sub> – D <sub>N</sub> input to CLK on A – D flip-flops                                 | 0.07/0.12   | 0.09/0.14 | 0.11/0.18 | 0.11/0.20  | ns, Min |
| T <sub>DICK</sub> /T <sub>CKDI</sub>                          | A <sub>X</sub> – D <sub>X</sub> input to CLK on A – D flip-flops                                 | 0.06/0.19   | 0.07/0.21 | 0.09/0.26 | 0.09/0.31  | ns, Min |
|                                                               | A <sub>X</sub> – D <sub>X</sub> input through MUXs and/or carry logic to CLK on A – D flip-flops | 0.59/0.08   | 0.66/0.09 | 0.81/0.11 | 0.97/0.12  | ns, Min |
| T <sub>CECK_CLB</sub> /T <sub>CKCE_CLB</sub>                  | CE input to CLK on A – D flip-flops                                                              | 0.15/0.00   | 0.17/0.00 | 0.21/0.01 | 0.34/–0.01 | ns, Min |
| T <sub>SRCK</sub> /T <sub>CKSR</sub>                          | SR input to CLK on A – D flip-flops                                                              | 0.38/0.03   | 0.43/0.04 | 0.53/0.05 | 0.62/0.05  | ns, Min |
| Set/Reset                                                     |                                                                                                  |             |           |           |            |         |
| T <sub>SRMIN</sub>                                            | SR input minimum pulse width                                                                     | 0.52        | 0.78      | 1.04      | 0.95       | ns, Min |
| T <sub>RQ</sub>                                               | Delay from SR input to AQ – DQ flip-flops                                                        | 0.53        | 0.59      | 0.71      | 0.83       | ns, Max |
| T <sub>CEO</sub>                                              | Delay from CE input to AQ – DQ flip-flops                                                        | 0.52        | 0.58      | 0.70      | 0.83       | ns, Max |
| F <sub>TOG</sub>                                              | Toggle frequency (for export control)                                                            | 1412        | 1286      | 1098      | 1098       | MHz     |

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

| Symbol                              | Description                                                                                                                              | Speed Grade |            |            |            | Units   |
|-------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------|-------------|------------|------------|------------|---------|
|                                     |                                                                                                                                          | 1.0V        |            |            | 0.9V       |         |
|                                     |                                                                                                                                          | -3          | -2/-2L     | -1         | -2L        |         |
| $T_{RCKK\_RSTRAM}/T_{RCKC\_RSTRAM}$ | Synchronous RSTRAM input                                                                                                                 | 0.32/0.42   | 0.34/0.43  | 0.36/0.46  | 0.40/0.47  | ns, Min |
| $T_{RCKK\_WEA}/T_{RCKC\_WEA}$       | Write enable (WE) input (block RAM only)                                                                                                 | 0.44/0.18   | 0.48/0.19  | 0.54/0.20  | 0.64/0.23  | ns, Min |
| $T_{RCKK\_WREN}/T_{RCKC\_WREN}$     | WREN FIFO inputs                                                                                                                         | 0.46/0.30   | 0.46/0.35  | 0.47/0.43  | 0.77/0.44  | ns, Min |
| $T_{RCKK\_RDEN}/T_{RCKC\_RDEN}$     | RDEN FIFO inputs                                                                                                                         | 0.42/0.30   | 0.43/0.35  | 0.43/0.43  | 0.71/0.44  | ns, Min |
| <b>Reset Delays</b>                 |                                                                                                                                          |             |            |            |            |         |
| $T_{RCO\_FLAGS}$                    | Reset RST to FIFO flags/pointers <sup>(10)</sup>                                                                                         | 0.90        | 0.98       | 1.10       | 1.25       | ns, Max |
| $T_{RREC\_RST}/T_{RREM\_RST}$       | FIFO reset recovery and removal timing <sup>(11)</sup>                                                                                   | 1.87/–0.81  | 2.07/–0.81 | 2.37/–0.81 | 2.44/–0.71 | ns, Max |
| <b>Maximum Frequency</b>            |                                                                                                                                          |             |            |            |            |         |
| $F_{MAX\_BRAM\_WF\_NC}$             | Block RAM (write first and no change modes) when not in SDP RF mode                                                                      | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_BRAM\_RF\_PERFORMANCE}$    | Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B                            | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_BRAM\_RF\_DELAYED\_WRITE}$ | Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses   | 447.63      | 404.53     | 339.67     | 268.96     | MHz     |
| $F_{MAX\_CAS\_WF\_NC}$              | Block RAM cascade (write first, no change mode) when cascade but not in RF mode                                                          | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| $F_{MAX\_CAS\_RF\_PERFORMANCE}$     | Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled | 467.07      | 418.59     | 345.78     | 273.30     | MHz     |
| $F_{MAX\_CAS\_RF\_DELAYED\_WRITE}$  | When in cascade RF mode and there is a possibility of address overlap between port A and port B                                          | 405.35      | 362.19     | 297.35     | 226.60     | MHz     |
| $F_{MAX\_FIFO}$                     | FIFO in all modes without ECC                                                                                                            | 509.68      | 460.83     | 388.20     | 315.66     | MHz     |
| $F_{MAX\_ECC}$                      | Block RAM and FIFO in ECC configuration                                                                                                  | 410.34      | 365.10     | 297.53     | 215.38     | MHz     |

**Notes:**

- TRACE will report all of these parameters as  $T_{RCKO\_DO}$ .
- $T_{RCKO\_DOR}$  includes  $T_{RCKO\_DOW}$ ,  $T_{RCKO\_DOPR}$ , and  $T_{RCKO\_DOPW}$  as well as the B port equivalent timing parameters.
- These parameters also apply to synchronous FIFO with  $DO\_REG = 0$ .
- $T_{RCKO\_DO}$  includes  $T_{RCKO\_DOP}$  as well as the B port equivalent timing parameters.
- These parameters also apply to multirate (asynchronous) and synchronous FIFO with  $DO\_REG = 1$ .
- $T_{RCKO\_FLAGS}$  includes the following parameters:  $T_{RCKO\_AEMPTY}$ ,  $T_{RCKO\_AFULL}$ ,  $T_{RCKO\_EMPTY}$ ,  $T_{RCKO\_FULL}$ ,  $T_{RCKO\_RDERR}$ ,  $T_{RCKO\_WRERR}$ .
- $T_{RCKO\_POINTERS}$  includes both  $T_{RCKO\_RDCOUNT}$  and  $T_{RCKO\_WRCOUNT}$ .
- The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- These parameters include both A and B inputs as well as the parity inputs of A and B.
- $T_{RCO\_FLAGS}$  includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Table 28: DSP48E1 Switching Characteristics (Cont'd)

| Symbol                                                           | Description                                                  | Speed Grade |        |        |        | Units |
|------------------------------------------------------------------|--------------------------------------------------------------|-------------|--------|--------|--------|-------|
|                                                                  |                                                              | 1.0V        |        |        | 0.9V   |       |
|                                                                  |                                                              | -3          | -2/-2L | -1     | -2L    |       |
| Clock to Outs from Pipeline Register Clock to Output Pins        |                                                              |             |        |        |        |       |
| T_DSPCKO_P_MREG                                                  | CLK MREG to P output                                         | 1.68        | 1.93   | 2.31   | 2.73   | ns    |
| T_DSPCKO_CARRYCASCOUT_MREG                                       | CLK MREG to CARRYCASCOUT output                              | 1.92        | 2.21   | 2.64   | 3.12   | ns    |
| T_DSPCKO_P_ADREG_MULT                                            | CLK ADREG to P output using multiplier                       | 2.72        | 3.10   | 3.69   | 4.60   | ns    |
| T_DSPCKO_CARRYCASCOUT_ADREG_MULT                                 | CLK ADREG to CARRYCASCOUT output using multiplier            | 2.96        | 3.38   | 4.02   | 4.99   | ns    |
| Clock to Outs from Input Register Clock to Output Pins           |                                                              |             |        |        |        |       |
| T_DSPCKO_P_AREG_MULT                                             | CLK AREG to P output using multiplier                        | 3.94        | 4.51   | 5.37   | 6.84   | ns    |
| T_DSPCKO_P_BREG                                                  | CLK BREG to P output not using multiplier                    | 1.64        | 1.87   | 2.22   | 2.65   | ns    |
| T_DSPCKO_P_CREG                                                  | CLK CREG to P output not using multiplier                    | 1.69        | 1.93   | 2.30   | 2.81   | ns    |
| T_DSPCKO_P_DREG_MULT                                             | CLK DREG to P output using multiplier                        | 3.91        | 4.48   | 5.32   | 6.77   | ns    |
| Clock to Outs from Input Register Clock to Cascading Output Pins |                                                              |             |        |        |        |       |
| T_DSPCKO_{ACOUT; BCOUT}_{AREG; BREG}                             | CLK (ACOUT, BCOUT) to {A,B} register output                  | 0.64        | 0.73   | 0.87   | 1.02   | ns    |
| T_DSPCKO_CARRYCASCOUT_{AREG, BREG}_MULT                          | CLK (AREG, BREG) to CARRYCASCOUT output using multiplier     | 4.19        | 4.79   | 5.70   | 7.24   | ns    |
| T_DSPCKO_CARRYCASCOUT_BREG                                       | CLK BREG to CARRYCASCOUT output not using multiplier         | 1.88        | 2.15   | 2.55   | 3.04   | ns    |
| T_DSPCKO_CARRYCASCOUT_DREG_MULT                                  | CLK DREG to CARRYCASCOUT output using multiplier             | 4.16        | 4.76   | 5.65   | 7.17   | ns    |
| T_DSPCKO_CARRYCASCOUT_CREG                                       | CLK CREG to CARRYCASCOUT output                              | 1.94        | 2.21   | 2.63   | 3.20   | ns    |
| Maximum Frequency                                                |                                                              |             |        |        |        |       |
| F_MAX                                                            | With all registers used                                      | 628.93      | 550.66 | 464.25 | 363.77 | MHz   |
| F_MAX_PATDET                                                     | With pattern detector                                        | 531.63      | 465.77 | 392.93 | 310.08 | MHz   |
| F_MAX_MULT_NOMREG                                                | Two register multiply without MREG                           | 349.28      | 305.62 | 257.47 | 210.44 | MHz   |
| F_MAX_MULT_NOMREG_PATDET                                         | Two register multiply without MREG with pattern detect       | 317.26      | 277.62 | 233.92 | 191.28 | MHz   |
| F_MAX_PREADD_MULT_NOADREG                                        | Without ADREG                                                | 397.30      | 346.26 | 290.44 | 223.26 | MHz   |
| F_MAX_PREADD_MULT_NOADREG_PATDET                                 | Without ADREG with pattern detect                            | 397.30      | 346.26 | 290.44 | 223.26 | MHz   |
| F_MAX_NOPIPELINEREG                                              | Without pipeline registers (MREG, ADREG)                     | 260.01      | 227.01 | 190.69 | 150.13 | MHz   |
| F_MAX_NOPIPELINEREG_PATDET                                       | Without pipeline registers (MREG, ADREG) with pattern detect | 241.72      | 211.15 | 177.43 | 140.10 | MHz   |

## Clock Buffers and Networks

Table 29: Global Clock Switching Characteristics (Including BUFGCTRL)

| Symbol                              | Description                    | Speed Grade |           |           |           | Units |
|-------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
|                                     |                                | 1.0V        |           |           | 0.9V      |       |
|                                     |                                | -3          | -2/-2L    | -1        | -2L       |       |
| $T_{BCCCK\_CE}/T_{BCCCK\_CE}^{(1)}$ | CE pins setup/hold             | 0.12/0.39   | 0.13/0.40 | 0.16/0.41 | 0.31/0.17 | ns    |
| $T_{BCCCK\_S}/T_{BCCCK\_S}^{(1)}$   | S pins setup/hold              | 0.12/0.39   | 0.13/0.40 | 0.16/0.41 | 0.31/0.17 | ns    |
| $T_{BCKO\_O}^{(2)}$                 | BUFGCTRL delay from I0/I1 to O | 0.08        | 0.09      | 0.10      | 0.14      | ns    |
| <b>Maximum Frequency</b>            |                                |             |           |           |           |       |
| $F_{MAX\_BUFG}$                     | Global clock tree (BUFG)       | 628.00      | 628.00    | 464.00    | 394.00    | MHz   |

**Notes:**

1.  $T_{BCCCK\_CE}$  and  $T_{BCCCK\_S}$  must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between clocks.
2.  $T_{BCKO\_O}$  (BUFG delay from I0 to O) values are the same as  $T_{BCKO\_O}$  values.

Table 30: Input/Output Clock Switching Characteristics (BUFIO)

| Symbol                   | Description                    | Speed Grade |        |        |        | Units |
|--------------------------|--------------------------------|-------------|--------|--------|--------|-------|
|                          |                                | 1.0V        |        |        | 0.9V   |       |
|                          |                                | -3          | -2/-2L | -1     | -2L    |       |
| $T_{BIOCKO\_O}$          | Clock to out delay from I to O | 1.11        | 1.26   | 1.54   | 1.56   | ns    |
| <b>Maximum Frequency</b> |                                |             |        |        |        |       |
| $F_{MAX\_BUFIO}$         | I/O clock tree (BUFIO)         | 680.00      | 680.00 | 600.00 | 600.00 | MHz   |

Table 31: Regional Clock Buffer Switching Characteristics (BUFR)

| Symbol                   | Description                                                     | Speed Grade |        |        |        | Units |
|--------------------------|-----------------------------------------------------------------|-------------|--------|--------|--------|-------|
|                          |                                                                 | 1.0V        |        |        | 0.9V   |       |
|                          |                                                                 | -3          | -2/-2L | -1     | -2L    |       |
| $T_{BRCKO\_O}$           | Clock to out delay from I to O                                  | 0.64        | 0.76   | 0.99   | 1.24   | ns    |
| $T_{BRCKO\_O\_BYP}$      | Clock to out delay from I to O with Divide Bypass attribute set | 0.34        | 0.39   | 0.52   | 0.72   | ns    |
| $T_{BRDO\_O}$            | Propagation delay from CLR to O                                 | 0.81        | 0.85   | 1.09   | 0.96   | ns    |
| <b>Maximum Frequency</b> |                                                                 |             |        |        |        |       |
| $F_{MAX\_BUFR}^{(1)}$    | Regional clock tree (BUFR)                                      | 420.00      | 375.00 | 315.00 | 315.00 | MHz   |

**Notes:**

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO  $F_{MAX}$  frequency.

Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

| Symbol                                    | Description                    | Speed Grade |           |           |           | Units |
|-------------------------------------------|--------------------------------|-------------|-----------|-----------|-----------|-------|
|                                           |                                | 1.0V        |           |           | 0.9V      |       |
|                                           |                                | -3          | -2/-2L    | -1        | -2L       |       |
| $T_{\text{BHCKO\_O}}$                     | BUFH delay from I to O         | 0.10        | 0.11      | 0.13      | 0.16      | ns    |
| $T_{\text{BHCK\_CE}}/T_{\text{BHCK\_CE}}$ | CE pin setup and hold          | 0.19/0.13   | 0.22/0.15 | 0.28/0.21 | 0.35/0.08 | ns    |
| <b>Maximum Frequency</b>                  |                                |             |           |           |           |       |
| $F_{\text{MAX\_BUFH}}$                    | Horizontal clock buffer (BUFH) | 628.00      | 628.00    | 464.00    | 394.00    | MHz   |

Table 33: Duty Cycle Distortion and Clock-Tree Skew

| Symbol                  | Description                                            | Device   | Speed Grade |        |      |      | Units |
|-------------------------|--------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                         |                                                        |          | 1.0V        |        |      | 0.9V |       |
|                         |                                                        |          | -3          | -2/-2L | -1   | -2L  |       |
| $T_{\text{DCD\_CLK}}$   | Global clock tree duty-cycle distortion <sup>(1)</sup> | All      | 0.20        | 0.20   | 0.20 | 0.25 | ns    |
| $T_{\text{CKSKEW}}$     | Global clock tree skew <sup>(2)</sup>                  | XC7A100T | 0.27        | 0.33   | 0.36 | 0.48 | ns    |
|                         |                                                        | XC7A200T | 0.40        | 0.48   | 0.54 | 0.69 | ns    |
| $T_{\text{DCD\_BUFIO}}$ | I/O clock tree duty cycle distortion                   | All      | 0.14        | 0.14   | 0.14 | 0.14 | ns    |
| $T_{\text{BUFIOSKEW}}$  | I/O clock tree skew across one clock region            | All      | 0.03        | 0.03   | 0.03 | 0.03 | ns    |
| $T_{\text{DCD\_BUFR}}$  | Regional clock tree duty cycle distortion              | All      | 0.18        | 0.18   | 0.18 | 0.18 | ns    |

**Notes:**

- These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.
- The  $T_{\text{CKSKEW}}$  value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA\_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

## MMCM Switching Characteristics

Table 34: MMCM Specification

| Symbol                               | Description                                 | Speed Grade                             |         |         |         | Units |
|--------------------------------------|---------------------------------------------|-----------------------------------------|---------|---------|---------|-------|
|                                      |                                             | 1.0V                                    |         |         | 0.9V    |       |
|                                      |                                             | -3                                      | -2/-2L  | -1      | -2L     |       |
| $\text{MMCM\_F}_{\text{INMAX}}$      | Maximum input clock frequency               | 800.00                                  | 800.00  | 800.00  | 800.00  | MHz   |
| $\text{MMCM\_F}_{\text{INMIN}}$      | Minimum input clock frequency               | 10.00                                   | 10.00   | 10.00   | 10.00   | MHz   |
| $\text{MMCM\_F}_{\text{INJITTER}}$   | Maximum input clock period jitter           | < 20% of clock input period or 1 ns Max |         |         |         |       |
| $\text{MMCM\_F}_{\text{INDUTY}}$     | Allowable input duty cycle: 10—49 MHz       | 25                                      | 25      | 25      | 25      | %     |
|                                      | Allowable input duty cycle: 50—199 MHz      | 30                                      | 30      | 30      | 30      | %     |
|                                      | Allowable input duty cycle: 200—399 MHz     | 35                                      | 35      | 35      | 35      | %     |
|                                      | Allowable input duty cycle: 400—499 MHz     | 40                                      | 40      | 40      | 40      | %     |
|                                      | Allowable input duty cycle: >500 MHz        | 45                                      | 45      | 45      | 45      | %     |
| $\text{MMCM\_F}_{\text{MIN\_PSCLK}}$ | Minimum dynamic phase-shift clock frequency | 0.01                                    | 0.01    | 0.01    | 0.01    | MHz   |
| $\text{MMCM\_F}_{\text{MAX\_PSCLK}}$ | Maximum dynamic phase-shift clock frequency | 550.00                                  | 500.00  | 450.00  | 450.00  | MHz   |
| $\text{MMCM\_F}_{\text{VCOMIN}}$     | Minimum MMCM VCO frequency                  | 600.00                                  | 600.00  | 600.00  | 600.00  | MHz   |
| $\text{MMCM\_F}_{\text{VCOMAX}}$     | Maximum MMCM VCO frequency                  | 1600.00                                 | 1440.00 | 1200.00 | 1200.00 | MHz   |

## PLL Switching Characteristics

Table 35: PLL Specification

| Symbol                                                           | Description                                           | Speed Grade                             |           |           |           | Units    |
|------------------------------------------------------------------|-------------------------------------------------------|-----------------------------------------|-----------|-----------|-----------|----------|
|                                                                  |                                                       | 1.0V                                    |           |           | 0.9V      |          |
|                                                                  |                                                       | -3                                      | -2/-2L    | -1        | -2L       |          |
| PLL_F <sub>INMAX</sub>                                           | Maximum input clock frequency                         | 800.00                                  | 800.00    | 800.00    | 800.00    | MHz      |
| PLL_F <sub>INMIN</sub>                                           | Minimum input clock frequency                         | 19.00                                   | 19.00     | 19.00     | 19.00     | MHz      |
| PLL_F <sub>INJITTER</sub>                                        | Maximum input clock period jitter                     | < 20% of clock input period or 1 ns Max |           |           |           |          |
| PLL_F <sub>INDUTY</sub>                                          | Allowable input duty cycle: 19—49 MHz                 | 25                                      | 25        | 25        | 25        | %        |
|                                                                  | Allowable input duty cycle: 50—199 MHz                | 30                                      | 30        | 30        | 30        | %        |
|                                                                  | Allowable input duty cycle: 200—399 MHz               | 35                                      | 35        | 35        | 35        | %        |
|                                                                  | Allowable input duty cycle: 400—499 MHz               | 40                                      | 40        | 40        | 40        | %        |
|                                                                  | Allowable input duty cycle: >500 MHz                  | 45                                      | 45        | 45        | 45        | %        |
| PLL_F <sub>VCOMIN</sub>                                          | Minimum PLL VCO frequency                             | 800.00                                  | 800.00    | 800.00    | 800.00    | MHz      |
| PLL_F <sub>VCOMAX</sub>                                          | Maximum PLL VCO frequency                             | 2133.00                                 | 1866.00   | 1600.00   | 1600.00   | MHz      |
| PLL_F <sub>BANDWIDTH</sub>                                       | Low PLL bandwidth at typical <sup>(1)</sup>           | 1.00                                    | 1.00      | 1.00      | 1.00      | MHz      |
|                                                                  | High PLL bandwidth at typical <sup>(1)</sup>          | 4.00                                    | 4.00      | 4.00      | 4.00      | MHz      |
| PLL_T <sub>STATPHAOFFSET</sub>                                   | Static phase offset of the PLL outputs <sup>(2)</sup> | 0.12                                    | 0.12      | 0.12      | 0.12      | ns       |
| PLL_T <sub>OUTJITTER</sub>                                       | PLL output jitter                                     | Note 3                                  |           |           |           |          |
| PLL_T <sub>OUTDUTY</sub>                                         | PLL output clock duty-cycle precision <sup>(4)</sup>  | 0.20                                    | 0.20      | 0.20      | 0.25      | ns       |
| PLL_T <sub>LOCKMAX</sub>                                         | PLL maximum lock time                                 | 100.00                                  | 100.00    | 100.00    | 100.00    | μs       |
| PLL_F <sub>OUTMAX</sub>                                          | PLL maximum output frequency                          | 800.00                                  | 800.00    | 800.00    | 800.00    | MHz      |
| PLL_F <sub>OUTMIN</sub>                                          | PLL minimum output frequency <sup>(5)</sup>           | 6.25                                    | 6.25      | 6.25      | 6.25      | MHz      |
| PLL_T <sub>EXTFDVAR</sub>                                        | External clock feedback variation                     | < 20% of clock input period or 1 ns Max |           |           |           |          |
| PLL_RST <sub>MINPULSE</sub>                                      | Minimum reset pulse width                             | 5.00                                    | 5.00      | 5.00      | 5.00      | ns       |
| PLL_F <sub>PFDMAX</sub>                                          | Maximum frequency at the phase frequency detector     | 550.00                                  | 500.00    | 450.00    | 450.00    | MHz      |
| PLL_F <sub>PFDMIN</sub>                                          | Minimum frequency at the phase frequency detector     | 19.00                                   | 19.00     | 19.00     | 19.00     | MHz      |
| PLL_T <sub>FBDELAY</sub>                                         | Maximum delay in the feedback path                    | 3 ns Max or one CLKIN cycle             |           |           |           |          |
| Dynamic Reconfiguration Port (DRP) for PLL Before and After DCLK |                                                       |                                         |           |           |           |          |
| T <sub>PLLDCK_DADDR</sub> /<br>T <sub>PLLCKD_DADDR</sub>         | Setup and hold of D address                           | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLDCK_DI</sub> /T <sub>PLLCKD_DI</sub>                   | Setup and hold of D input                             | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLDCK_DEN</sub> /<br>T <sub>PLLCKD_DEN</sub>             | Setup and hold of D enable                            | 1.76/0.00                               | 1.97/0.00 | 2.29/0.00 | 2.40/0.00 | ns, Min  |
| T <sub>PLLDCK_DWE</sub> /<br>T <sub>PLLCKD_DWE</sub>             | Setup and hold of D write enable                      | 1.25/0.15                               | 1.40/0.15 | 1.63/0.15 | 1.43/0.00 | ns, Min  |
| T <sub>PLLCKO_DRDY</sub>                                         | CLK to out of DRDY                                    | 0.65                                    | 0.72      | 0.99      | 0.99      | ns, Max  |
| F <sub>DCK</sub>                                                 | DCLK frequency                                        | 200.00                                  | 200.00    | 200.00    | 100.00    | MHz, Max |

### Notes:

1. The PLL does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
2. The static offset is measured between any PLL outputs with identical phase.
3. Values for this parameter are available in the Clocking Wizard.  
See [http://www.xilinx.com/products/intellectual-property/clocking\\_wizard.htm](http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm).
4. Includes global clock buffer.
5. Calculated as F<sub>VCO</sub>/128 assuming output duty cycle is 50%.

## Device Pin-to-Pin Output Parameter Guidelines

All devices are 100% functionally tested. Values are expressed in nanoseconds unless otherwise noted.

**Table 36: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Near Clock Region)**

| Symbol                                                                                                            | Description                                                                     | Device   | Speed Grade |        |      |      | Units |
|-------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                                   |                                                                                 |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                                   |                                                                                 |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |                                                                                 |          |             |        |      |      |       |
| T <sub>ICKOF</sub>                                                                                                | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (near clock region) | XC7A100T | 5.14        | 5.74   | 6.72 | 7.64 | ns    |
|                                                                                                                   |                                                                                 | XC7A200T | 5.47        | 6.11   | 7.16 | 8.10 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 37: Clock-Capable Clock Input to Output Delay Without MMCM/PLL (Far Clock Region)**

| Symbol                                                                                                            | Description                                                                    | Device   | Speed Grade |        |      |      | Units |
|-------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                                   |                                                                                |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                                   |                                                                                |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>without</i> MMCM/PLL. |                                                                                |          |             |        |      |      |       |
| T <sub>ICKOFFAR</sub>                                                                                             | Clock-capable clock input and OUTFF <i>without</i> MMCM/PLL (far clock region) | XC7A100T | 5.38        | 6.01   | 7.02 | 7.96 | ns    |
|                                                                                                                   |                                                                                | XC7A200T | 6.17        | 6.89   | 8.05 | 9.05 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.

**Table 38: Clock-Capable Clock Input to Output Delay With MMCM**

| Symbol                                                                                                     | Description                                          | Device   | Speed Grade |        |      |      | Units |
|------------------------------------------------------------------------------------------------------------|------------------------------------------------------|----------|-------------|--------|------|------|-------|
|                                                                                                            |                                                      |          | 1.0V        |        |      | 0.9V |       |
|                                                                                                            |                                                      |          | -3          | -2/-2L | -1   | -2L  |       |
| SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, <i>with</i> MMCM. |                                                      |          |             |        |      |      |       |
| T <sub>ICKOFMMCMCC</sub>                                                                                   | Clock-capable clock input and OUTFF <i>with</i> MMCM | XC7A100T | 0.89        | 0.94   | 0.96 | 1.81 | ns    |
|                                                                                                            |                                                      | XC7A200T | 0.90        | 0.97   | 1.01 | 1.86 | ns    |

### Notes:

1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
2. MMCM output jitter is already included in the timing calculation.

Table 44: Data Input Setup and Hold Times Relative to a Forwarded Clock Input Pin Using BUFIO

| Symbol                                                                                             | Description                 | Speed Grade |            |            |            | Units |
|----------------------------------------------------------------------------------------------------|-----------------------------|-------------|------------|------------|------------|-------|
|                                                                                                    |                             | 1.0V        |            |            | 0.9V       |       |
|                                                                                                    |                             | -3          | -2/-2L     | -1         | -2L        |       |
| Input Setup and Hold Time Relative to a Forwarded Clock Input Pin Using BUFIO for SSTL15 Standard. |                             |             |            |            |            |       |
| T <sub>PSCS</sub> /T <sub>PHCS</sub>                                                               | Setup and hold of I/O clock | −0.38/1.31  | −0.38/1.46 | −0.38/1.76 | −0.16/1.89 | ns    |

Table 45: Sample Window

| Symbol            | Description                                                | Speed Grade |        |      |      | Units |
|-------------------|------------------------------------------------------------|-------------|--------|------|------|-------|
|                   |                                                            | 1.0V        |        |      | 0.9V |       |
|                   |                                                            | -3          | -2/-2L | -1   | -2L  |       |
| $T_{SAMP}$        | Sampling error at receiver pins <sup>(1)</sup>             | 0.59        | 0.64   | 0.70 | 0.70 | ns    |
| $T_{SAMP\_BUFIO}$ | Sampling error at receiver pins using BUFIO <sup>(2)</sup> | 0.35        | 0.40   | 0.46 | 0.46 | ns    |

**Notes:**

1. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the MMCM to capture the DDR input registers' edges of operation. These measurements include:
  - CLK0 MMCM jitter
  - MMCM accuracy (phase offset)
  - MMCM phase shift resolution
 These measurements do not include package or clock tree skew.
2. This parameter indicates the total sampling error of the Artix-7 FPGAs DDR input registers, measured across voltage, temperature, and process. The characterization methodology uses the BUFIO clock network and IDELAY to capture the DDR input registers' edges of operation. These measurements do not include package or clock tree skew.

**Additional Package Parameter Guidelines**

The parameters in this section provide the necessary values for calculating timing budgets for Artix-7 FPGA clock transmitter and receiver data-valid windows.

Table 46: Package Skew

| Symbol        | Description                 | Device   | Package | Value | Units |
|---------------|-----------------------------|----------|---------|-------|-------|
| $T_{PKGSKEW}$ | Package skew <sup>(1)</sup> | XC7A100T | CSG324  | 113   | ps    |
|               |                             |          | FTG256  | 120   | ps    |
|               |                             |          | FGG484  | 144   | ps    |
|               |                             |          | FGG676  | 153   | ps    |
|               |                             | XC7A200T | SBG484  | 111   | ps    |
|               |                             |          | FBG484  | 109   | ps    |
|               |                             |          | FBG676  | 121   | ps    |
|               |                             |          | FFG1156 | 151   | ps    |

**Notes:**

1. These values represent the worst-case skew between any two SelectIO resources in the package: shortest delay to longest delay from die pad to ball.
2. Package delay information is available for these device/package combinations. This information can be used to deskew the package.

## GTP Transceiver Specifications

### GTP Transceiver DC Input and Output Levels

Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) for further details.

Table 47: GTP Transceiver DC Specifications

| Symbol        | DC Parameter                                                                   | Conditions                                         | Min                          | Typ               | Max           | Units    |
|---------------|--------------------------------------------------------------------------------|----------------------------------------------------|------------------------------|-------------------|---------------|----------|
| $DV_{PPOUT}$  | Differential peak-to-peak output voltage <sup>(1)</sup>                        | Transmitter output swing is set to maximum setting | –                            | –                 | 1000          | mV       |
| $V_{CMOUTDC}$ | DC common mode output voltage                                                  | Equation based                                     | $V_{MGTAVTT} - DV_{PPOUT}/4$ |                   |               | mV       |
| $R_{OUT}$     | Differential output resistance                                                 |                                                    | –                            | 100               | –             | $\Omega$ |
| $V_{CMOUTAC}$ | Common mode output voltage: AC coupled                                         |                                                    | $1/2 V_{MGTAVTT}$            |                   |               | mV       |
| $T_{OSKEW}$   | Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages) |                                                    | –                            | –                 | 10            | ps       |
|               | Transmitter output pair (TXP and TXN) intra-pair skew (FGG, FTG, CSG packages) |                                                    | –                            | –                 | 12            | ps       |
| $DV_{PPIN}$   | Differential peak-to-peak input voltage                                        | External AC coupled                                | 150                          | –                 | 2000          | mV       |
| $V_{IN}$      | Absolute input voltage                                                         | DC coupled $V_{MGTAVTT} = 1.2V$                    | –200                         | –                 | $V_{MGTAVTT}$ | mV       |
| $V_{CMIN}$    | Common mode input voltage                                                      | DC coupled $V_{MGTAVTT} = 1.2V$                    | –                            | $2/3 V_{MGTAVTT}$ | –             | mV       |
| $R_{IN}$      | Differential input resistance                                                  |                                                    | –                            | 100               | –             | $\Omega$ |
| $C_{EXT}$     | Recommended external AC coupling capacitor <sup>(2)</sup>                      |                                                    | –                            | 100               | –             | nF       |

#### Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in [UG482: 7 Series FPGAs GTP Transceiver User Guide](#) and can result in values lower than reported in this table.
2. Other values can be used as appropriate to conform to specific protocols and standards.




Figure 1: Single-Ended Peak-to-Peak Voltage




Figure 2: Differential Peak-to-Peak Voltage

Table 54: GTP Transceiver Transmitter Switching Characteristics

| Symbol                       | Description                            | Condition                | Min   | Typ | Max                 | Units |
|------------------------------|----------------------------------------|--------------------------|-------|-----|---------------------|-------|
| F <sub>GTPTX</sub>           | Serial data rate range                 |                          | 0.500 | –   | F <sub>GTPMAX</sub> | Gb/s  |
| T <sub>RTX</sub>             | TX rise time                           | 20%–80%                  | –     | 50  | –                   | ps    |
| T <sub>FTX</sub>             | TX fall time                           | 20%–80%                  | –     | 50  | –                   | ps    |
| T <sub>LLSKEW</sub>          | TX lane-to-lane skew <sup>(1)</sup>    |                          | –     | –   | 500                 | ps    |
| V <sub>TXOOBVDPP</sub>       | Electrical idle amplitude              |                          | –     | –   | 20                  | mV    |
| T <sub>TXOOBTRANSITION</sub> | Electrical idle transition time        |                          | –     | –   | 140                 | ns    |
| TJ <sub>6.6</sub>            | Total Jitter <sup>(2)(3)</sup>         | 6.6 Gb/s                 | –     | –   | 0.30                | UI    |
| DJ <sub>6.6</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>5.0</sub>            | Total Jitter <sup>(2)(3)</sup>         | 5.0 Gb/s                 | –     | –   | 0.30                | UI    |
| DJ <sub>5.0</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>4.25</sub>           | Total Jitter <sup>(2)(3)</sup>         | 4.25 Gb/s                | –     | –   | 0.30                | UI    |
| DJ <sub>4.25</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>3.75</sub>           | Total Jitter <sup>(2)(3)</sup>         | 3.75 Gb/s                | –     | –   | 0.30                | UI    |
| DJ <sub>3.75</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.15                | UI    |
| TJ <sub>3.2</sub>            | Total Jitter <sup>(2)(3)</sup>         | 3.20 Gb/s <sup>(4)</sup> | –     | –   | 0.2                 | UI    |
| DJ <sub>3.2</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.1                 | UI    |
| TJ <sub>3.2L</sub>           | Total Jitter <sup>(2)(3)</sup>         | 3.20 Gb/s <sup>(5)</sup> | –     | –   | 0.32                | UI    |
| DJ <sub>3.2L</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.16                | UI    |
| TJ <sub>2.5</sub>            | Total Jitter <sup>(2)(3)</sup>         | 2.5 Gb/s <sup>(6)</sup>  | –     | –   | 0.20                | UI    |
| DJ <sub>2.5</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.08                | UI    |
| TJ <sub>1.25</sub>           | Total Jitter <sup>(2)(3)</sup>         | 1.25 Gb/s <sup>(7)</sup> | –     | –   | 0.15                | UI    |
| DJ <sub>1.25</sub>           | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.06                | UI    |
| TJ <sub>500</sub>            | Total Jitter <sup>(2)(3)</sup>         | 500 Mb/s                 | –     | –   | 0.1                 | UI    |
| DJ <sub>500</sub>            | Deterministic Jitter <sup>(2)(3)</sup> |                          | –     | –   | 0.03                | UI    |

**Notes:**

- Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).
- Using PLL[0/1]\_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.
- All jitter values are based on a bit-error ratio of 1e<sup>-12</sup>.
- PLL frequency at 3.2 GHz and TXOUT\_DIV = 2.
- PLL frequency at 1.6 GHz and TXOUT\_DIV = 1.
- PLL frequency at 2.5 GHz and TXOUT\_DIV = 2.
- PLL frequency at 2.5 GHz and TXOUT\_DIV = 4.

Table 55: GTP Transceiver Receiver Switching Characteristics

| Symbol                                               | Description                                                   |                            | Min   | Typ | Max                 | Units |
|------------------------------------------------------|---------------------------------------------------------------|----------------------------|-------|-----|---------------------|-------|
| F <sub>GTPRX</sub>                                   | Serial data rate                                              | RX oversampler not enabled | 0.500 | –   | F <sub>GTPMAX</sub> | Gb/s  |
| T <sub>RXELECIDLE</sub>                              | Time for RXELECIDLE to respond to loss or restoration of data |                            | –     | 10  | –                   | ns    |
| RX <sub>OOBVDPP</sub>                                | OOB detect threshold peak-to-peak                             |                            | 60    | –   | 150                 | mV    |
| RX <sub>SST</sub>                                    | Receiver spread-spectrum tracking <sup>(1)</sup>              | Modulated @ 33 KHz         | –5000 | –   | 5000                | ppm   |
| RX <sub>RL</sub>                                     | Run length (CID)                                              |                            | –     | –   | 512                 | UI    |
| RX <sub>PPMTOL</sub>                                 | Data/REFCLK PPM offset tolerance                              |                            | –1250 | –   | 1250                | ppm   |
| SJ Jitter Tolerance <sup>(2)</sup>                   |                                                               |                            |       |     |                     |       |
| JT_SJ <sub>6.6</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 6.6 Gb/s                   | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>5.0</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 5.0 Gb/s                   | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>4.25</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                              | 4.25 Gb/s                  | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.75</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                              | 3.75 Gb/s                  | 0.44  | –   | –                   | UI    |
| JT_SJ <sub>3.2</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 3.2 Gb/s <sup>(4)</sup>    | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>3.2L</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                              | 3.2 Gb/s <sup>(5)</sup>    | 0.45  | –   | –                   | UI    |
| JT_SJ <sub>2.5</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 2.5 Gb/s <sup>(6)</sup>    | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>1.25</sub>                                | Sinusoidal Jitter <sup>(3)</sup>                              | 1.25 Gb/s <sup>(7)</sup>   | 0.5   | –   | –                   | UI    |
| JT_SJ <sub>500</sub>                                 | Sinusoidal Jitter <sup>(3)</sup>                              | 500 Mb/s                   | 0.4   | –   | –                   | UI    |
| SJ Jitter Tolerance with Stressed Eye <sup>(2)</sup> |                                                               |                            |       |     |                     |       |
| JT_TJSE <sub>3.2</sub>                               | Total Jitter with Stressed Eye <sup>(8)</sup>                 | 3.2 Gb/s                   | 0.70  | –   | –                   | UI    |
| JT_TJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                   | 0.70  | –   | –                   | UI    |
| JT_SJSE <sub>3.2</sub>                               | Sinusoidal Jitter with Stressed Eye <sup>(8)</sup>            | 3.2 Gb/s                   | 0.1   | –   | –                   | UI    |
| JT_SJSE <sub>6.6</sub>                               |                                                               | 6.6 Gb/s                   | 0.1   | –   | –                   | UI    |

**Notes:**

- Using RXOUT\_DIV = 1, 2, and 4.
- All jitter values are based on a bit error ratio of  $1e^{-12}$ .
- The frequency of the injected sinusoidal jitter is 10 MHz.
- PLL frequency at 3.2 GHz and RXOUT\_DIV = 2.
- PLL frequency at 1.6 GHz and RXOUT\_DIV = 1.
- PLL frequency at 2.5 GHz and RXOUT\_DIV = 2.
- PLL frequency at 2.5 GHz and RXOUT\_DIV = 4.
- Composite jitter.

Table 62: XADC Specifications (Cont'd)

| Parameter                           | Symbol     | Comments/Conditions                                                                    | Min    | Typ  | Max    | Units |
|-------------------------------------|------------|----------------------------------------------------------------------------------------|--------|------|--------|-------|
| DCLK Duty Cycle                     |            |                                                                                        | 40     | –    | 60     | %     |
| <b>XADC Reference<sup>(5)</sup></b> |            |                                                                                        |        |      |        |       |
| External Reference                  | $V_{REFP}$ | Externally supplied reference voltage                                                  | 1.20   | 1.25 | 1.30   | V     |
| On-Chip Reference                   |            | Ground $V_{REFP}$ pin to AGND,<br>$T_j = -40^{\circ}\text{C}$ to $100^{\circ}\text{C}$ | 1.2375 | 1.25 | 1.2625 | V     |

**Notes:**

- Offset and gain errors are removed by enabling the XADC automatic gain calibration feature. The values are specified for when this feature is enabled.
- Only specified for BitGen option XADCEnhancedLinearity = ON.
- See the ADC chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- See the Timing chapter in [UG480: 7 Series FPGAs XADC User Guide](#) for a detailed description.
- Any variation in the reference voltage from the nominal  $V_{REFP} = 1.25\text{V}$  and  $V_{REFN} = 0\text{V}$  will result in a deviation from the ideal transfer function. This also impacts the accuracy of the internal sensor measurements (i.e., temperature and power supply). However, for external ratiometric type applications allowing reference to vary by  $\pm 4\%$  is permitted. On-chip reference variation is  $\pm 1\%$ .

## Configuration Switching Characteristics

Table 63: Configuration Switching Characteristics

| Symbol                          | Description                                                   | Speed Grade |        |        |        | Units       |
|---------------------------------|---------------------------------------------------------------|-------------|--------|--------|--------|-------------|
|                                 |                                                               | 1.0V        |        |        | 0.9V   |             |
|                                 |                                                               | -3          | -2/-2L | -1     | -2L    |             |
| Power-up Timing Characteristics |                                                               |             |        |        |        |             |
| T <sub>PL</sub> <sup>(1)</sup>  | Program latency                                               | 5.00        | 5.00   | 5.00   | 5.00   | ms, Max     |
| T <sub>POR</sub> <sup>(1)</sup> | Power-on reset (50 ms ramp rate time)                         | 10/50       | 10/50  | 10/50  | 10/50  | ms, Min/Max |
|                                 | Power-on reset (1 ms ramp rate time)                          | 10/35       | 10/35  | 10/35  | 10/35  | ms, Min/Max |
| T <sub>PROGRAM</sub>            | Program pulse width                                           | 250.00      | 250.00 | 250.00 | 250.00 | ns, Min     |
| CCLK Output (Master Mode)       |                                                               |             |        |        |        |             |
| T <sub>ICCK</sub>               | Master CCLK output delay                                      | 150.00      | 150.00 | 150.00 | 150.00 | ns, Min     |
| T <sub>MCCKL</sub>              | Master CCLK clock Low time duty cycle                         | 40/60       | 40/60  | 40/60  | 40/60  | %, Min/Max  |
| T <sub>MCCKH</sub>              | Master CCLK clock High time duty cycle                        | 40/60       | 40/60  | 40/60  | 40/60  | %, Min/Max  |
| F <sub>MCCK</sub>               | Master CCLK frequency                                         | 100.00      | 100.00 | 100.00 | 70.00  | MHz, Max    |
|                                 | Master CCLK frequency for AES encrypted x16                   | 50.00       | 50.00  | 50.00  | 35.00  | MHz, Max    |
| F <sub>MCCK_START</sub>         | Master CCLK frequency at start of configuration               | 3.00        | 3.00   | 3.00   | 3.00   | MHz, Typ    |
| F <sub>MCCKTOL</sub>            | Frequency tolerance, master mode with respect to nominal CCLK | ±50         | ±50    | ±50    | ±50    | %, Max      |
| CCLK Input (Slave Modes)        |                                                               |             |        |        |        |             |
| T <sub>SCCKL</sub>              | Slave CCLK clock minimum Low time                             | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| T <sub>SCCKH</sub>              | Slave CCLK clock minimum High time                            | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| F <sub>SCCK</sub>               | Slave CCLK frequency                                          | 100.00      | 100.00 | 100.00 | 70.00  | MHz, Max    |
| EMCCLK Input (Master Mode)      |                                                               |             |        |        |        |             |
| T <sub>EMCCKL</sub>             | External master CCLK Low time                                 | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| T <sub>EMCCKH</sub>             | External master CCLK High time                                | 2.50        | 2.50   | 2.50   | 2.50   | ns, Min     |
| F <sub>EMCCK</sub>              | External master CCLK frequency                                | 100.00      | 100.00 | 100.00 | 70.00  | MHz, Max    |

Table 63: Configuration Switching Characteristics (Cont'd)

| Symbol                                         | Description                                                 | Speed Grade |            |            |            | Units    |
|------------------------------------------------|-------------------------------------------------------------|-------------|------------|------------|------------|----------|
|                                                |                                                             | 1.0V        |            |            | 0.9V       |          |
|                                                |                                                             | -3          | -2/-2L     | -1         | -2L        |          |
| Internal Configuration Access Port             |                                                             |             |            |            |            |          |
| F <sub>ICAPCK</sub>                            | Internal configuration access port (ICAPE2) clock frequency | 100.00      | 100.00     | 100.00     | 70.00      | MHz, Max |
| Master/Slave Serial Mode Programming Switching |                                                             |             |            |            |            |          |
| T <sub>DCCK</sub> /T <sub>CCKD</sub>           | DIN setup/hold                                              | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>CCO</sub>                               | DOUT clock to out                                           | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| SelectMAP Mode Programming Switching           |                                                             |             |            |            |            |          |
| T <sub>SMDCCK</sub> /T <sub>SMCCKD</sub>       | D[31:00] setup/hold                                         | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| T <sub>SMCSCCK</sub> /T <sub>SMCCCKS</sub>     | CSI_B setup/hold                                            | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 5.00/0.00  | ns, Min  |
| T <sub>SMWCCK</sub> /T <sub>SMCCCKW</sub>      | RDWR_B setup/hold                                           | 10.00/0.00  | 10.00/0.00 | 10.00/0.00 | 12.00/0.00 | ns, Min  |
| T <sub>SMCKCSO</sub>                           | CSO_B clock to out (330 Ω pull-up resistor required)        | 7.00        | 7.00       | 7.00       | 8.00       | ns, Max  |
| T <sub>SMCO</sub>                              | D[31:00] clock to out in readback                           | 8.00        | 8.00       | 8.00       | 10.00      | ns, Max  |
| F <sub>RBCK</sub>                              | Readback frequency                                          | 100.00      | 100.00     | 100.00     | 70.00      | MHz, Max |
| Boundary-Scan Port Timing Specifications       |                                                             |             |            |            |            |          |
| T <sub>TAPTCK</sub> /T <sub>TCKTAP</sub>       | TMS and TDI setup/hold                                      | 3.00/2.00   | 3.00/2.00  | 3.00/2.00  | 3.00/2.00  | ns, Min  |
| T <sub>TCKTDO</sub>                            | TCK falling edge to TDO output                              | 7.00        | 7.00       | 7.00       | 8.50       | ns, Max  |
| F <sub>TCK</sub>                               | TCK frequency                                               | 66.00       | 66.00      | 66.00      | 50.00      | MHz, Max |
| BPI Flash Master Mode Programming Switching    |                                                             |             |            |            |            |          |
| T <sub>BPICCO</sub> <sup>(2)</sup>             | A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out  | 8.50        | 8.50       | 8.50       | 10.00      | ns, Max  |
| T <sub>BPIDCC</sub> /T <sub>BPICCD</sub>       | D[15:00] setup/hold                                         | 4.00/0.00   | 4.00/0.00  | 4.00/0.00  | 4.50/0.00  | ns, Min  |
| SPI Flash Master Mode Programming Switching    |                                                             |             |            |            |            |          |
| T <sub>SPIDCC</sub> /T <sub>SPICCD</sub>       | D[03:00] setup/hold                                         | 3.00/0.00   | 3.00/0.00  | 3.00/0.00  | 3.00/0.00  | ns, Min  |
| T <sub>SPICCM</sub>                            | MOSI clock to out                                           | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |
| T <sub>SPICCF</sub>                            | FCS_B clock to out                                          | 8.00        | 8.00       | 8.00       | 9.00       | ns, Max  |

**Notes:**

- To support longer delays in configuration, use the design solutions described in [UG470: 7 Series FPGA Configuration User Guide](#).
- Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

## eFUSE Programming Conditions

Table 64 lists the programming conditions specifically for eFUSE. For more information, see [UG470: 7 Series FPGA Configuration User Guide](#).

Table 64: eFUSE Programming Conditions<sup>(1)</sup>

| Symbol          | Description                       | Min | Typ | Max | Units |
|-----------------|-----------------------------------|-----|-----|-----|-------|
| I <sub>FS</sub> | V <sub>CCAUX</sub> supply current | —   | —   | 115 | mA    |
| t <sub>j</sub>  | Temperature range                 | 15  | —   | 125 | °C    |

**Notes:**

- The FPGA must not be configured during eFUSE programming.

## Revision History

The following table shows the revision history for this document:

| Date     | Version | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 09/26/11 | 1.0     | Initial Xilinx release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11/07/11 | 1.1     | Revised the $V_{OCM}$ specification in <a href="#">Table 11</a> . Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.3 software v1.02 speed specification throughout document including <a href="#">Table 12</a> and <a href="#">Table 13</a> . Added $MMCM\_T_{FBDELAY}$ while adding $MMCM\_$ to the symbol names of a few specifications in <a href="#">Table 34</a> and PLL to the symbol names in <a href="#">Table 35</a> . In <a href="#">Table 36</a> through <a href="#">Table 43</a> , updated the pin-to-pin description with the SSTL15 standard. Updated units in <a href="#">Table 46</a> .                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 02/13/12 | 1.2     | Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade.<br>Updated summary description on <a href="#">page 1</a> . In <a href="#">Table 2</a> , revised $V_{CCO}$ for the 3.3V HR I/O banks and updated $T_j$ . Updated the notes in <a href="#">Table 5</a> . Added MGTAVCC and MGTAVTT power supply ramp times to <a href="#">Table 7</a> . Rearranged <a href="#">Table 8</a> , added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added <a href="#">Table 9</a> and <a href="#">Table 10</a> . Revised the specifications in <a href="#">Table 11</a> . Revised $V_{IN}$ in <a href="#">Table 47</a> . Updated the <a href="#">eFUSE Programming Conditions</a> section and removed the endurance table. Added the table. Revised $F_{TXIN}$ and $F_{RXIN}$ in <a href="#">Table 53</a> . Revised $I_{CCADC}$ and updated <a href="#">Note 1</a> in <a href="#">Table 62</a> . Revised DDR LVDS transmitter data width in <a href="#">Table 14</a> . Removed notes from <a href="#">Table 24</a> as they are no longer applicable. Updated specifications in <a href="#">Table 63</a> . Updated <a href="#">Note 1</a> in <a href="#">Table 33</a> . |
| 06/01/12 | 1.3     | Reorganized entire data sheet including adding <a href="#">Table 40</a> and <a href="#">Table 44</a> .<br>Updated $T_{SOL}$ in <a href="#">Table 1</a> . Updated $I_{BATT}$ and added $R_{IN\_TERM}$ to <a href="#">Table 3</a> . Updated <a href="#">Power-On/Off Power Supply Sequencing</a> section with regards to GTP transceivers. In <a href="#">Table 8</a> , updated many parameters including SSTL135 and SSTL135_R. Removed $V_{OX}$ column and added DIFF_HSUL_12 to <a href="#">Table 10</a> . Updated $V_{OL}$ in <a href="#">Table 11</a> . Updated <a href="#">Table 14</a> and removed notes 2 and 3. Updated <a href="#">Table 15</a> .<br>Updated the <a href="#">AC Switching Characteristics</a> based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document.<br>In <a href="#">Table 27</a> , updated <a href="#">Reset Delays</a> section including <a href="#">Note 10</a> and <a href="#">Note 11</a> . In <a href="#">Table 53</a> , replaced $F_{TXOUT}$ with $F_{GLK}$ . Updated many of the XADC specifications in <a href="#">Table 62</a> and added <a href="#">Note 2</a> . Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from <a href="#">Table 63</a> to <a href="#">Table 34</a> and <a href="#">Table 35</a> .                                                                                  |