AMD Xilinx - XC7A75T-L2CSG324E Datasheet



Welcome to <u>E-XFL.COM</u>

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Active
Number of LABs/CLBs	5900
Number of Logic Elements/Cells	75520
Total RAM Bits	3870720
Number of I/O	210
Number of Gates	-
Voltage - Supply	0.95V ~ 1.05V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 100°C (TJ)
Package / Case	324-LFBGA, CSPBGA
Supplier Device Package	324-CSPBGA (15x15)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc7a75t-l2csg324e

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 1: Absolute Maximum Ratings⁽¹⁾ (Cont'd)

Symbol	Description	Min	Мах	Units
Temperature				
T _{STG}	Storage temperature (ambient)	-65	150	°C
T _{SOL}	Maximum soldering temperature for Pb/Sn component bodies ⁽⁶⁾	_	+220	°C
	Maximum soldering temperature for Pb-free component bodies ⁽⁶⁾	_	+260	°C
Tj	Maximum junction temperature ⁽⁶⁾	_	+125	°C

Notes:

- 2. The lower absolute voltage specification always applies.
- 3. For I/O operation, refer to UG471: 7 Series FPGAs SelectIO Resources User Guide.
- 4. The maximum limit applied to DC signals.
- 5. For maximum undershoot and overshoot AC specifications, see Table 4.
- 6. For soldering guidelines and thermal considerations, see UG475: 7 Series FPGA Packaging and Pinout Specification.

Table 2: Recommended Operating Conditions⁽¹⁾⁽²⁾

Symbol	Description	Min	Тур	Max	Units
FPGA Logic					
V	Internal supply voltage	0.95	1.00	1.05	V
V CCINT	For -2L (0.9V) devices: internal supply voltage	0.87	0.90	0.93	V
V _{CCAUX}	Auxiliary supply voltage	1.71	1.80	1.89	V
V _{CCBRAM}	Block RAM supply voltage	0.95	1.00	1.05	V
V _{CCO} ⁽³⁾⁽⁴⁾	Supply voltage for 3.3V HR I/O banks	1.14	_	3.465	V
V (5)	I/O input voltage	-0.20	-	$V_{CCO} + 0.20$	V
VIN	$\rm I/O$ input voltage for $\rm V_{REF}$ and differential I/O standards	-0.20	_	2.625	V
I _{IN} ⁽⁶⁾	Maximum current through any pin in a powered or unpowered bank when forward biasing the clamp diode.	-	_	10	mA
V _{CCBATT} ⁽⁷⁾	Battery voltage	1.0	-	1.89	V
GTP Transceiv	/er				
V _{MGTAVCC} ⁽⁸⁾⁽⁹⁾	Analog supply voltage for the GTP transmitter and receiver circuits	0.97	1.0	1.03	V
V _{MGTAVTT} ⁽⁸⁾⁽⁹⁾	Analog supply voltage for the GTP transmitter and receiver termination circuits	1.17	1.2	1.23	V
XADC					
V _{CCADC}	XADC supply relative to GNDADC	1.71	1.80	1.89	V
V _{REFP}	Externally supplied reference voltage	1.20	1.25	1.30	V

^{1.} Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

E XILINX.

Table 6 shows the minimum current, in addition to I_{CCQ} , that is required by Artix-7 devices for proper power-on and configuration. If the current minimums shown in Table 5 and Table 6 are met, the device powers on after all four supplies have passed through their power-on reset threshold voltages. The FPGA must not be configured until after V_{CCINT} is applied.

Once initialized and configured, use the Xilinx Power Estimator (XPE) tools to estimate current drain on these supplies.

Table 6: Power-On Current for Artix-7 Devices⁽¹⁾

Device	I _{CCINTMIN} I _{CCAUXMIN} Typ ⁽²⁾ Typ ⁽²⁾		I _{ссомін} Тур ⁽²⁾	I _{CCBRAMMIN} Typ ⁽²⁾	Units
XC7A100T	I _{CCINTQ} + 170	I _{CCAUXQ} + 40	I _{CCOQ} + 40 mA per bank	I _{CCBRAMQ} + 60	mA
XC7A200T	I _{CCINTQ} + 340	I _{CCAUXQ} + 50	I _{CCOQ} + 40 mA per bank	I _{CCBRAMQ} + 80	mA

Notes:

1. Use the Xilinx Power Estimator (XPE) spreadsheet tool (download at http://www.xilinx.com/power) to calculate maximum power-on currents.

2. Typical values are specified at nominal voltage, 25°C.

Table 7: Power Supply Ramp Time

Symbol	Description	Conditions	Min	Max	Units	
T _{VCCINT}	Ramp time from GND to 90% of V _{CCINT}			50	ms	
T _{VCCO}	Ramp time from GND to 90% of V _{CCO}			50	ms	
T _{VCCAUX}	Ramp time from GND to 90% of V _{CCAUX}			50	ms	
T _{VCCBRAM}	Ramp time from GND to 90% of V _{CCBRAM}			50	ms	
т	Allowed time per power evels for $V = V = 2.625V$	$T_{\rm J} = 100^{\circ} {\rm C}^{(1)}$	-	500		
VCCO2VCCAUX	Allowed time per power cycle for v _{CCO} – v _{CCAUX} > 2.025v	$T_{\rm J} = 85^{\circ}C^{(1)}$	-	800	1115	
T _{MGTAVCC}	Ramp time from GND to 90% of V _{MGTAVCC}			50	ms	
T _{MGTAVTT}	Ramp time from GND to 90% of V _{MGTAVTT}			50	ms	

Notes:

1. Based on 240,000 power cycles with nominal V_{CCO} of 3.3V or 36,500 power cycles with worst case V_{CCO} of 3.465V.

Speed Grade Designations

Since individual family members are produced at different times, the migration from one category to another depends completely on the status of the fabrication process for each device. Table 12 correlates the current status of each Artix-7 device on a per speed grade basis.

Table 12: Artix-7 Device Speed Grade Designations

Daviaa	Speed Grade Designations					
Device	Advance	Preliminary	Production			
XC7A100T	-2L (0.9V)		-3, -2, -2L (1.0V), -1			
XC7A200T	-2L (0.9V)		-3, -2, -2L (1.0V), -1			

Production Silicon and ISE Software Status

In some cases, a particular family member (and speed grade) is released to production before a speed specification is released with the correct label (Advance, Preliminary, Production). Any labeling discrepancies are corrected in subsequent speed specification releases.

Table 13 lists the production released Artix-7 device, speed grade, and the minimum corresponding supported speed specification version and ISE software revisions. The ISE software and speed specifications listed are the minimum releases required for production. All subsequent releases of software and speed specifications are valid.

Table 13: Artix-7 Device Production Software and Speed Specification Release

		Speed Grade					
Device		0.9V					
	-3	-2/-2L	-1	-2L			
XC7A100T	ISE 14.4 and Vivac	ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07					
XC7A200T	ISE 14.4 and Vivac	ISE 14.4 and Vivado 2012.4 with the 14.4/2012.4 device pack v1.07					

Notes:

1. Blank entries indicate a device and/or speed grade in advance or preliminary status.

Performance Characteristics

This section provides the performance characteristics of some common functions and designs implemented in Artix-7 devices. The numbers reported here are worst-case values; they have all been fully characterized. These values are subject to the same guidelines as the AC Switching Characteristics, page 9.

Table 14: Networking Applications Interface Performances

	Speed Grade				
Description		1.0V	0.9V	Units	
	-3	-2/-2L	-1	-2L	
SDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 8)	680	680	600	600	Mb/s
DDR LVDS transmitter (using OSERDES; DATA_WIDTH = 4 to 14)	1250	1250	950	950	Mb/s
SDR LVDS receiver (SFI-4.1) ⁽¹⁾	680	680	600	600	Mb/s
DDR LVDS receiver (SPI-4.2) ⁽¹⁾	1250	1250	950	950	Mb/s

Notes:

1. LVDS receivers are typically bounded with certain applications where specific dynamic phase-alignment (DPA) algorithms dominate deterministic performance.

Table 15: Maximum Physical Interface (PHY) Rate for Memory Interfaces⁽¹⁾⁽²⁾

	Speed Grade				
Memory Standard		1.0V		0.9V	Units
	-3	-2/-2L	-1	-2L	
4:1 Memory Controllers	·				
DDR3	1066	800	800	800	Mb/s
DDR3L	800	800	667	667	Mb/s
DDR2	800	800	667	667	Mb/s
LPDDR2	667	667	533	533	Mb/s
2:1 Memory Controllers					
DDR3	800	700	620	620	Mb/s
DDR3L	800	700	620	620	Mb/s
DDR2	800	700	620	620	Mb/s

Notes:

1. V_{REF} tracking is required. For more information, see UG586, 7 Series FPGAs Memory Interface Solutions User Guide.

2. When using the internal V_{REF} the maximum data rate is 800 Mb/s (400 MHz).

Input Serializer/Deserializer Switching Characteristics

Table 20: ISERDES Switching Characteristics

		Speed Grade				
Symbol	Description	1.0V			0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold for Control Lines						
TISCCK_BITSLIP/ TISCKC_BITSLIP	BITSLIP pin setup/hold with respect to CLKDIV	0.01/0.14	0.02/0.15	0.02/0.17	0.02/0.21	ns
T _{ISCCK_CE} / T _{ISCKC_CE} ⁽²⁾	CE pin setup/hold with respect to CLK (for CE1)	0.45/-0.01	0.50/-0.01	0.72/-0.01	0.35/-0.11	ns
T _{ISCCK_CE2} / T _{ISCKC_CE2} ⁽²⁾	CE pin setup/hold with respect to CLKDIV (for CE2)	-0.10/0.33	-0.10/0.36	-0.10/0.40	-0.17/0.40	ns
Setup/Hold for Data Lines						
T _{ISDCK_D} /T _{ISCKD_D}	D pin setup/hold with respect to CLK	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
TISDCK_DDLY /TISCKD_DDLY	DDLY pin setup/hold with respect to CLK (using IDELAY) ⁽¹⁾	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.03/0.19	ns
T _{ISDCK_D_DDR} /T _{ISCKD_D_DDR}	D pin setup/hold with respect to CLK at DDR mode	-0.02/0.12	-0.02/0.14	-0.02/0.17	-0.04/0.19	ns
T _{ISDCK_DDLY_DDR} / T _{ISCKD_DDLY_DDR}	D pin setup/hold with respect to CLK at DDR mode (using IDELAY) ⁽¹⁾	0.12/0.12	0.14/0.14	0.17/0.17	0.19/0.19	ns
Sequential Delays						
T _{ISCKO_Q}	CLKDIV to out at Q pin	0.53	0.54	0.66	0.67	ns
Propagation Delays						
T _{ISDO_DO}	D input to DO output pin	0.11	0.11	0.13	0.14	ns

Notes:

1. Recorded at 0 tap value.

2. T_{ISCCK_CE2} and T_{ISCKC_CE2} are reported as T_{ISCCK_CE}/T_{ISCKC_CE} in TRACE report.

Output Serializer/Deserializer Switching Characteristics

Table 21: OSERDES Switching Characteristics

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Setup/Hold						
T _{OSDCK_D} /T _{OSCKD_D}	D input setup/hold with respect to CLKDIV	0.42/0.03	0.45/0.03	0.63/0.03	0.44/-0.25	ns
T _{OSDCK_T} /T _{OSCKD_T} ⁽¹⁾	T input setup/hold with respect to CLK	0.69/-0.13	0.73/-0.13	0.88/-0.13	0.60/-0.25	ns
T _{OSDCK_T2} /T _{OSCKD_T2} ⁽¹⁾	T input setup/hold with respect to CLKDIV	0.31/-0.13	0.34/-0.13	0.39/-0.13	0.46/-0.25	ns
T _{OSCCK_OCE} /T _{OSCKC_OCE}	OCE input setup/hold with respect to CLK	0.32/0.58	0.34/0.58	0.51/0.58	0.21/-0.15	ns
T _{OSCCK_S}	SR (reset) input setup with respect to CLKDIV	0.47	0.52	0.85	0.70	ns
T _{OSCCK_TCE} /T _{OSCKC_TCE}	TCE input setup/hold with respect to CLK	0.32/0.01	0.34/0.01	0.51/0.01	0.22/-0.15	ns
Sequential Delays						
T _{OSCKO_OQ}	Clock to out from CLK to OQ	0.40	0.42	0.48	0.54	ns
T _{OSCKO_TQ}	Clock to out from CLK to TQ	0.47	0.49	0.56	0.63	ns
Combinatorial						
T _{OSDO_TTQ}	T input to TQ Out	0.83	0.92	1.11	1.18	ns

Notes:

1. $T_{OSDCK_{T2}}$ and $T_{OSCKD_{T2}}$ are reported as $T_{OSDCK_{T}}/T_{OSCKD_{T}}$ in TRACE report.

Input/Output Delay Switching Characteristics

Table 22: Input/Output Delay Switching Characteristics

		Speed Grade				
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
IDELAYCTRL						<u> </u>
T _{DLYCCO_RDY}	Reset to ready for IDELAYCTRL	3.67	3.67	3.67	3.22	μs
FIDELAYCTRL_REF	Attribute REFCLK frequency = 200.00 ⁽¹⁾	200.00	200.00	200.00	200.00	MHz
	Attribute REFCLK frequency = 300.00 ⁽¹⁾	300.00	300.00	N/A	N/A	MHz
IDELAYCTRL_REF_PRECISION	REFCLK precision	±10	±10	±10	±10	MHz
T _{IDELAYCTRL_RPW}	Minimum Reset pulse width	59.28	59.28	59.28	52.00	ns
IDELAY		1	1	1	1	
TIDELAYRESOLUTION	IDELAY chain delay resolution		1/(32 x 2	2 x F _{REF})		ps
	Pattern dependent period jitter in delay chain for clock pattern. ⁽²⁾	0	0	0	0	ps per tap
T _{IDELAYPAT_JIT}	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽³⁾	±5	±5	±5	±5	ps per tap
	Pattern dependent period jitter in delay chain for random data pattern (PRBS 23) ⁽⁴⁾	±9	±9	±9	±9	ps per tap
T _{IDELAY_CLK_MAX}	Maximum frequency of CLK input to IDELAY	680.00	680.00	600.00	520.00	MHz
TIDCCK_CE / TIDCKC_CE	CE pin setup/hold with respect to C for IDELAY	0.12/0.11	0.16/0.13	0.21/0.16	0.14/0.16	ns
TIDCCK_INC/ TIDCKC_INC	INC pin setup/hold with respect to C for IDELAY	0.12/0.16	0.14/0.18	0.16/0.22	0.10/0.23	ns
TIDCCK_RST/ TIDCKC_RST	RST pin setup/hold with respect to C for IDELAY	0.15/0.09	0.16/0.11	0.18/0.14	0.22/0.19	ns
T _{IDDO_IDATAIN}	Propagation delay through IDELAY	Note 5	Note 5	Note 5	Note 5	ps

Notes:

- 1. Average Tap Delay at 200 MHz = 78 ps, at 300 MHz = 52 ps.
- 2. When HIGH_PERFORMANCE mode is set to TRUE or FALSE.
- 3. When HIGH_PERFORMANCE mode is set to TRUE.
- 4. When HIGH_PERFORMANCE mode is set to FALSE.
- 5. Delay depends on IDELAY tap setting. See TRACE report for actual values.

Table 27: Block RAM and FIFO Switching Characteristics (Cont'd)

Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	-
T _{RCCK_RSTRAM} /T _{RCKC_RSTRAM}	Synchronous RSTRAM input	0.32/0.42	0.34/0.43	0.36/0.46	0.40/0.47	ns, Min
T _{RCCK_WEA} /T _{RCKC_WEA}	Write enable (WE) input (block RAM only)	0.44/0.18	0.48/0.19	0.54/0.20	0.64/0.23	ns, Min
T _{RCCK_WREN} /T _{RCKC_WREN}	WREN FIFO inputs	0.46/0.30	0.46/0.35	0.47/0.43	0.77/0.44	ns, Min
T _{RCCK_RDEN} /T _{RCKC_RDEN}	RDEN FIFO inputs	0.42/0.30	0.43/0.35	0.43/0.43	0.71/0.44	ns, Min
Reset Delays						
T _{RCO_FLAGS}	Reset RST to FIFO flags/pointers ⁽¹⁰⁾	0.90	0.98	1.10	1.25	ns, Max
T _{RREC_RST} /T _{RREM_RST}	FIFO reset recovery and removal timing ⁽¹¹⁾	1.87/-0.81	2.07/-0.81	2.37/-0.81	2.44/-0.71	ns, Max
Maximum Frequency		1	1	1	1	1
F _{MAX_BRAM_WF_NC}	Block RAM (write first and no change modes) when not in SDP RF mode	509.68	460.83	388.20	315.66	MHz
F _{MAX_BRAM_RF_PERFORMANCE}	Block RAM (read first, performance mode) when in SDP RF mode but no address overlap between port A and port B	509.68	460.83	388.20	315.66	MHz
F _{MAX_BRAM_RF_DELAYED_WRITE}	Block RAM (read first, delayed write mode) when in SDP RF mode and there is possibility of overlap between port A and port B addresses	447.63	404.53	339.67	268.96	MHz
F _{MAX_CAS_WF_NC}	Block RAM cascade (write first, no change mode) when cascade but not in RF mode	467.07	418.59	345.78	273.30	MHz
F _{MAX_CAS_RF_PERFORMANCE}	Block RAM cascade (read first, performance mode) when in cascade with RF mode and no possibility of address overlap/one port is disabled	467.07	418.59	345.78	273.30	MHz
F _{MAX_CAS_RF_DELAYED_WRITE}	When in cascade RF mode and there is a possibility of address overlap between port A and port B	405.35	362.19	297.35	226.60	MHz
F _{MAX_FIFO}	FIFO in all modes without ECC	509.68	460.83	388.20	315.66	MHz
F _{MAX_ECC}	Block RAM and FIFO in ECC configuration	410.34	365.10	297.53	215.38	MHz

Notes:

- 1. TRACE will report all of these parameters as T_{RCKO DO}.
- 2. T_{RCKO_DOR} includes T_{RCKO_DOW}, T_{RCKO_DOPR}, and T_{RCKO_DOPW} as well as the B port equivalent timing parameters.
- 3. These parameters also apply to synchronous FIFO with DO_REG = 0.
- 4. $T_{RCKO_{DO}}$ includes $T_{RCKO_{DOP}}$ as well as the B port equivalent timing parameters.
- 5. These parameters also apply to multirate (asynchronous) and synchronous FIFO with DO_REG = 1.
- 6. T_{RCKO_FLAGS} includes the following parameters: T_{RCKO_AEMPTY}, T_{RCKO_AFULL}, T_{RCKO_EMPTY}, T_{RCKO_FULL}, T_{RCKO_RDERR}, T_{RCKO_WRERR}.
- 7. T_{RCKO_POINTERS} includes both T_{RCKO_RDCOUNT} and T_{RCKO_WRCOUNT}.
- 8. The ADDR setup and hold must be met when EN is asserted (even when WE is deasserted). Otherwise, block RAM data corruption is possible.
- 9. These parameters include both A and B inputs as well as the parity inputs of A and B.
- 10. T_{RCO FLAGS} includes the following flags: AEMPTY, AFULL, EMPTY, FULL, RDERR, WRERR, RDCOUNT, and WRCOUNT.
- 11. RDEN and WREN must be held Low prior to and during reset. The FIFO reset must be asserted for at least five positive clock edges of the slowest clock (WRCLK or RDCLK).

Clock Buffers and Networks

Table 29: Global Clock Switching Characteristics (Including BUFGCTRL)

Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L				
T _{BCCCK_CE} /T _{BCCKC_CE} ⁽¹⁾	CE pins setup/hold	0.12/0.39	0.13/0.40	0.16/0.41	0.31/0.17	ns			
T _{BCCCK_S} /T _{BCCKC_S} ⁽¹⁾	S pins setup/hold	0.12/0.39	0.13/0.40	0.16/0.41	0.31/0.17	ns			
T _{BCCKO_O} ⁽²⁾	BUFGCTRL delay from I0/I1 to O	0.08	0.09	0.10	0.14	ns			
Maximum Frequency									
F _{MAX_BUFG}	Global clock tree (BUFG)	628.00	628.00	464.00	394.00	MHz			

Notes:

T_{BCCCK_CE} and T_{BCCKC_CE} must be satisfied to assure glitch-free operation of the global clock when switching between clocks. These
parameters do not apply to the BUFGMUX primitive that assures glitch-free operation. The other global clock setup and hold times are
optional; only needing to be satisfied if device operation requires simulation matches on a cycle-for-cycle basis when switching between
clocks.

2. T_{BGCKO O} (BUFG delay from I0 to O) values are the same as T_{BCCKO O} values.

Table 30: Input/Output Clock Switching Characteristics (BUFIO)

Symbol	Description		1.0V		0.9V -2L	Units
		-3	-2/-2L	-1		
Т _{ВЮСКО_О}	Clock to out delay from I to O	1.11	1.26	1.54	1.56	ns
Maximum Frequency						
F _{MAX_BUFIO}	I/O clock tree (BUFIO)	680.00	680.00	600.00	600.00	MHz

Table 31: Regional Clock Buffer Switching Characteristics (BUFR)

Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L				
T _{BRCKO_O}	Clock to out delay from I to O	0.64	0.76	0.99	1.24	ns			
T _{BRCKO_O_BYP}	Clock to out delay from I to O with Divide Bypass attribute set	0.34	0.39	0.52	0.72	ns			
T _{BRDO_O}	Propagation delay from CLR to O	0.81	0.85	1.09	0.96	ns			
Maximum Frequency									
F _{MAX_BUFR} ⁽¹⁾	Regional clock tree (BUFR)	420.00	375.00	315.00	315.00	MHz			

Notes:

1. The maximum input frequency to the BUFR and BUFMR is the BUFIO $\mathrm{F}_{\mathrm{MAX}}$ frequency.

Table 32: Horizontal Clock Buffer Switching Characteristics (BUFH)

Symbol	Description		1.0V	0.9V	Units				
		-3	-2/-2L	-1	-2L				
Т _{внско_о}	BUFH delay from I to O	0.10	0.11	0.13	0.16	ns			
T _{BHCCK_CE} /T _{BHCKC_CE}	CE pin setup and hold	0.19/0.13	0.22/0.15	0.28/0.21	0.35/0.08	ns			
Maximum Frequency									
F _{MAX_BUFH}	Horizontal clock buffer (BUFH)	628.00	628.00	464.00	394.00	MHz			

Table 33: Duty Cycle Distortion and Clock-Tree Skew

Symbol	Description	Device		1.0V		0.9V	Units
			-3	-2/-2L	-1	-2L	
T _{DCD_CLK}	Global clock tree duty-cycle distortion ⁽¹⁾	All	0.20	0.20	0.20	0.25	ns
T _{CKSKEW}	Global clock tree skew ⁽²⁾	XC7A100T	0.27	0.33	0.36	0.48	ns
		XC7A200T	0.40	0.48	0.54	0.69	ns
T _{DCD_BUFIO}	I/O clock tree duty cycle distortion	All	0.14	0.14	0.14	0.14	ns
T _{BUFIOSKEW}	I/O clock tree skew across one clock region	All	0.03	0.03	0.03	0.03	ns
T _{DCD_BUFR}	Regional clock tree duty cycle distortion	All	0.18	0.18	0.18	0.18	ns

Notes:

1. These parameters represent the worst-case duty cycle distortion observable at the I/O flip flops. For all I/O standards, IBIS can be used to calculate any additional duty cycle distortion that might be caused by asymmetrical rise/fall times.

 The T_{CKSKEW} value represents the worst-case clock-tree skew observable between sequential I/O elements. Significantly less clock-tree skew exists for I/O registers that are close to each other and fed by the same or adjacent clock-tree branches. Use the Xilinx FPGA_Editor and Timing Analyzer tools to evaluate clock skew specific to your application.

MMCM Switching Characteristics

Table 34: MMCM Specification

	Speed Grade					
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
MMCM_F _{INMAX}	Maximum input clock frequency	800.00	800.00	800.00	800.00	MHz
MMCM_F _{INMIN}	Minimum input clock frequency	10.00	10.00	10.00	10.00	MHz
MMCM_F _{INJITTER}	Maximum input clock period jitter	< 2	ax			
MMCM_F _{INDUTY}	Allowable input duty cycle: 10-49 MHz	25	25	25	25	%
	Allowable input duty cycle: 50-199 MHz	30	30	30	30	%
	Allowable input duty cycle: 200-399 MHz	35	35	35	35	%
	Allowable input duty cycle: 400-499 MHz	40	40	40	40	%
	Allowable input duty cycle: >500 MHz	45	45	45	45	%
MMCM_F _{MIN_PSCLK}	Minimum dynamic phase-shift clock frequency	0.01	0.01	0.01	0.01	MHz
MMCM_F _{MAX_PSCLK}	Maximum dynamic phase-shift clock frequency	550.00	500.00	450.00	450.00	MHz
MMCM_F _{VCOMIN}	Minimum MMCM VCO frequency	600.00	600.00	600.00	600.00	MHz
MMCM_F _{VCOMAX}	Maximum MMCM VCO frequency	1600.00	1440.00	1200.00	1200.00	MHz

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
MMCM_F _{BANDWIDTH}	Low MMCM bandwidth at typical ⁽¹⁾	1.00	1.00	1.00	1.00	MHz
	High MMCM bandwidth at typical ⁽¹⁾	4.00	4.00	4.00	4.00	MHz
MMCM_T _{STATPHAOFFSET}	Static phase offset of the MMCM outputs ⁽²⁾	0.12	0.12	0.12	0.12	ns
MMCM_T _{OUTJITTER}	MMCM output jitter	Note 3				
MMCM_T _{OUTDUTY}	MMCM output clock duty-cycle precision ⁽⁴⁾	0.20	0.20	0.20	0.25	ns
MMCM_T _{LOCKMAX}	MMCM maximum lock time	100.00	100.00	100.00	100.00	μs
MMCM_F _{OUTMAX}	MMCM maximum output frequency	800.00	800.00	800.00	800.00	MHz
MMCM_F _{OUTMIN}	MMCM minimum output frequency ⁽⁵⁾⁽⁶⁾	4.69	4.69	4.69	4.69	MHz
MMCM_T _{EXTFDVAR}	External clock feedback variation	< 2	20% of clock	k input perio	od or 1 ns N	lax
MMCM_RST _{MINPULSE}	Minimum reset pulse width	5.00	5.00	5.00	5.00	ns
MMCM_F _{PFDMAX}	F _{PFDMAX} Maximum frequency at the phase frequency detector		500.00	450.00	450.00	MHz
MMCM_F _{PFDMIN}	Minimum frequency at the phase frequency detector	10.00	10.00	10.00	10.00	MHz
MMCM_T _{FBDELAY}	Maximum delay in the feedback path		3 ns Max	or one CLI	KIN cycle	
MMCM Switching Chara	cteristics Setup and Hold					
T _{MMCMDCK_PSEN} / T _{MMCMCKD_PSEN}	Setup and hold of phase-shift enable	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMDCK_PSINCDEC} / T _{MMCMCKD_PSINCDEC}	Setup and hold of phase-shift increment/decrement	1.04/0.00	1.04/0.00	1.04/0.00	1.04/0.00	ns
T _{MMCMCKO_PSDONE}	Phase shift clock-to-out of PSDONE	0.59	0.68	0.81	0.78	ns
Dynamic Reconfiguration	on Port (DRP) for MMCM Before and After DCLK					
T _{MMCMDCK_DADDR} / T _{MMCMCKD_DADDR}	DADDR setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMDCK_DI} / T _{MMCMCKD_DI}	DI setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMDCK_DEN} / T _{MMCMCKD_DEN}	DEN setup/hold	1.76/0.00	1.97/0.00	2.29/0.00	2.40/0.00	ns, Min
T _{MMCMDCK_DWE} / T _{MMCMCKD_DWE}	DWE setup/hold	1.25/0.15	1.40/0.15	1.63/0.15	1.43/0.00	ns, Min
T _{MMCMCKO_DRDY}	CLK to out of DRDY	0.65	0.72	0.99	0.70	ns, Max
F _{DCK}	DCLK frequency	200.00	200.00	200.00	100.00	MHz, Max

Table 34: MMCM Specification (Cont'd)

Notes:

- 1. The MMCM does not filter typical spread-spectrum input clocks because they are usually far below the bandwidth filter frequencies.
- 2. The static offset is measured between any MMCM outputs with identical phase.
- 3. Values for this parameter are available in the Clocking Wizard. See <u>http://www.xilinx.com/products/intellectual-property/clocking_wizard.htm</u>.
- 4. Includes global clock buffer.
- 5. Calculated as $F_{VCO}\!/128$ assuming output duty cycle is 50%.
- 6. When CLKOUT4_CASCADE = TRUE, MMCM_F_{OUTMIN} is 0.036 MHz.

Table 39: Clock-Capable Clock Input to Output Delay With PLL

	Description	Device	Speed Grade				
Symbol				1.0V	0.9V	Units	
			-3	-2/-2L	-1	-2L	-
SSTL15 Clock-Capa	ble Clock Input to Output Delay using Outp	out Flip-Flop, Fast S	Slew Rate, 1	with PLL.			
T _{ICKOFPLLCC}	Clock-capable clock input and OUTFF with PLL	XC7A100T	0.70	0.70	0.70	1.41	ns
		XC7A200T	0.69	0.69	0.69	1.47	ns

Notes:

- 1. Listed above are representative values where one global clock input drives one vertical clock line in each accessible column, and where all accessible IOB and CLB flip-flops are clocked by the global clock net.
- 2. PLL output jitter is already included in the timing calculation.

Table 40: Pin-to-Pin, Clock-to-Out using BUFIO

	Description							
Symbol			1.0V	0.9V	Units			
		-3	-2/-2L	-1	-2L			
SSTL15 Clock-Capable Clock Input to Output Delay using Output Flip-Flop, Fast Slew Rate, with BUFIO.								
T _{ICKOFCS}	Clock to out of I/O clock	5.01	5.61	6.64	7.34	ns		

GTP Transceiver Specifications

GTP Transceiver DC Input and Output Levels

 Table 47 summarizes the DC output specifications of the GTP transceivers in Artix-7 FPGAs. Consult UG482: 7 Series

 FPGAs GTP Transceiver User Guide for further details.

Table 47: GTP Transceiver DC Specifications

Symbol	DC Parameter	Conditions	Min	Тур	Max	Units
DV _{PPOUT}	Differential peak-to-peak output voltage ⁽¹⁾	Transmitter output swing is set to maximum setting	_	_	1000	mV
V _{CMOUTDC}	DC common mode output voltage	Equation based	,	V _{MGTAVTT} – DV _{PPO}	UT/4	mV
R _{OUT}	Differential output resistance		-	100	-	Ω
V _{CMOUTAC}	Common mode output voltage:	AC coupled	1/2 V _{MGTAVTT}			mV
T _{OSKEW}	Transmitter output pair (TXP and TXN) intra-pair skew (FFG, FBG, SBG packages)			_	10	ps
	Transmitter output pair (TXP and TXN) intra-pair skew (FGG, FTG, CSG packages)			-	12	ps
DV _{PPIN}	Differential peak-to-peak input voltage	External AC coupled	150	_	2000	mV
V _{IN}	Absolute input voltage	DC coupled V _{MGTAVTT} = 1.2V	-200	-	V _{MGTAVTT}	mV
V _{CMIN}	Common mode input voltage	DC coupled V _{MGTAVTT} = 1.2V	-	2/3 V _{MGTAVTT}	-	mV
R _{IN}	Differential input resistance	+	-	100	-	Ω
C _{EXT}	Recommended external AC cou	pling capacitor ⁽²⁾	_	100	_	nF

Notes:

1. The output swing and preemphasis levels are programmable using the attributes discussed in UG482: 7 Series FPGAs GTP Transceiver User Guide and can result in values lower than reported in this table.

2. Other values can be used as appropriate to conform to specific protocols and standards.



Figure 1: Single-Ended Peak-to-Peak Voltage







Figure 3: Reference Clock Timing Parameters

Table 52: GTP Transceiver PLL/Lock Time Adaptation

Symbol	Description	Conditions	All Speed Grades			Unito
Symbol	Description	Conditions	Min	Тур	Max	Units
T _{LOCK}	Initial PLL lock		-	-	1	ms
T _{DLOCK}	Clock recovery phase acquisition and adaptation time.	After the PLL is locked to the reference clock, this is the time it takes to lock the clock data recovery (CDR) to the data present at the input.	_	50,000	2.3 x10 ⁶	UI

Table 53: GTP Transceiver User Clock Switching Characteristics⁽¹⁾

Symbol	Description	Conditions	1.0V		0.9V	Units	
			-3	-2/-2L	-1	-2L	
F _{TXOUT}	TXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F _{RXOUT}	RXOUTCLK maximum frequency		412.500	412.500	234.375	234.375	MHz
F _{TXIN}	TXUSRCLK maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F _{RXIN}	RXUSRCLK maximum frequency 16-bit data pat		412.500	412.500	234.375	234.375	MHz
F _{TXIN2}	TXUSRCLK2 maximum frequency	16-bit data path	412.500	412.500	234.375	234.375	MHz
F _{RXIN2}	RXUSRCLK2 maximum frequency 16-bit data path		412.500	412.500	234.375	234.375	MHz

Notes:

1. Clocking must be implemented as described in <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide.

Symbol	Description	Condition	Min	Тур	Max	Units
F _{GTPTX}	Serial data rate range		0.500	—	F GTPMAX	Gb/s
T _{RTX}	TX rise time	20%-80%	-	50	-	ps
T _{FTX}	TX fall time	20%-80%	-	50	-	ps
T _{LLSKEW}	TX lane-to-lane skew ⁽¹⁾		-	_	500	ps
V _{TXOOBVDPP}	Electrical idle amplitude		-	_	20	mV
T _{TXOOBTRANSITION}	Electrical idle transition time		-	_	140	ns
TJ _{6.6}	Total Jitter ⁽²⁾⁽³⁾	6.6 Ch/a	-	_	0.30	UI
DJ _{6.6}	Deterministic Jitter ⁽²⁾⁽³⁾	0.0 GD/S	-	_	0.15	UI
TJ _{5.0}	Total Jitter ⁽²⁾⁽³⁾	E O Ch/a	-	_	0.30	UI
DJ _{5.0}	Deterministic Jitter ⁽²⁾⁽³⁾	5.0 Gb/S	-	_	0.15	UI
TJ _{4.25}	Total Jitter ⁽²⁾⁽³⁾	4.25 Ch/o	-	_	0.30	UI
DJ _{4.25}	Deterministic Jitter ⁽²⁾⁽³⁾	4.25 Gb/S	-	_	0.15	UI
TJ _{3.75}	Total Jitter ⁽²⁾⁽³⁾	2.75 Ch/o	-	_	0.30	UI
DJ _{3.75}	Deterministic Jitter ⁽²⁾⁽³⁾	3.75 GD/S	-	_	0.15	UI
TJ _{3.2}	Total Jitter ⁽²⁾⁽³⁾	2.20 Cb/a(4)	-	_	0.2	UI
DJ _{3.2}	Deterministic Jitter ⁽²⁾⁽³⁾	3.20 GD/S(*)	-	_	0.1	UI
TJ _{3.2L}	Total Jitter ⁽²⁾⁽³⁾	$2.20 \text{ Cb/}_{2}(5)$	-	_	0.32	UI
DJ _{3.2L}	Deterministic Jitter ⁽²⁾⁽³⁾	3.20 GD/S(*)	-	_	0.16	UI
TJ _{2.5}	Total Jitter ⁽²⁾⁽³⁾	$2 \in Ch/o(6)$	-	_	0.20	UI
DJ _{2.5}	Deterministic Jitter ⁽²⁾⁽³⁾	2.5 GD/S(*)	-	_	0.08	UI
TJ _{1.25}	Total Jitter ⁽²⁾⁽³⁾	$1.25 \text{ Cb/}_{2}(7)$	-	_	0.15	UI
DJ _{1.25}	Deterministic Jitter ⁽²⁾⁽³⁾	1.25 GD/S ^(*)	-	_	0.06	UI
TJ ₅₀₀	Total Jitter ⁽²⁾⁽³⁾	500 Mb/a	-	-	0.1	UI
DJ ₅₀₀	Deterministic Jitter ⁽²⁾⁽³⁾		-	-	0.03	UI

Table 54: GTP Transceiver Transmitter Switching Charac	teristics
--	-----------

Notes:

1. Using same REFCLK input with TX phase alignment enabled for up to four consecutive transmitters (one fully populated GTP Quad).

2. Using PLL[0/1]_FBDIV = 2, 20-bit internal data width. These values are NOT intended for protocol specific compliance determinations.

3. All jitter values are based on a bit-error ratio of 1e⁻¹².

- 4. PLL frequency at 3.2 GHz and TXOUT_DIV = 2.
- 5. PLL frequency at 1.6 GHz and TXOUT_DIV = 1.
- 6. PLL frequency at 2.5 GHz and TXOUT_DIV = 2.
- 7. PLL frequency at 2.5 GHz and TXOUT_DIV = 4.

GTP Transceiver Protocol Jitter Characteristics

For Table 56 through Table 60, the <u>UG482</u>: 7 Series FPGAs GTP Transceiver User Guide contains recommended settings for optimal usage of protocol specific characteristics.

Table 56: Gigabit Ethernet Protocol Characteristics

Description Line Rate (Mb/s)			Мах	Units		
Gigabit Ethernet Transmitter Jitter Generation						
Total transmitter jitter (T_TJ)	1250	_	0.24	UI		
Gigabit Ethernet Receiver High Frequency Jitter Tolerance						
Total receiver jitter tolerance	1250	0.749	-	UI		

Table 57: XAUI Protocol Characteristics

Description Line Rate (Mb/s)		Min	Max	Units		
XAUI Transmitter Jitter Generation						
Total transmitter jitter (T_TJ)	3125	-	0.35	UI		
XAUI Receiver High Frequency Jitter Tolerance						
Total receiver jitter tolerance	3125	0.65	_	UI		

Table 58: PCI Express Protocol Characteristics⁽¹⁾

Standard	Description	Line Rate (Mb/s)	Min	Max	Units
PCI Express Transmitter Jit	tter Generation				
PCI Express Gen 1	Total transmitter jitter	2500	_	0.25	UI
PCI Express Gen 2	Total transmitter jitter	5000	_	0.25	UI
PCI Express Receiver High	Frequency Jitter Tolerance				
PCI Express Gen 1	Total receiver jitter tolerance	2500	0.65	_	UI
PCI Express Con 2(2)	Receiver inherent timing error	5000	0.40	-	UI
	Receiver inherent deterministic timing error	3000	0.30	_	UI

Notes:

1. Tested per card electromechanical (CEM) methodology.

2. Using common REFCLK.

Table 59: CEI-6G Protocol Characteristics

Description	Line Rate (Mb/s)	Interface	Min	Max	Units	
CEI-6G Transmitter Jitter Generation						
Total transmitter jitter ⁽¹⁾	4976–6375	CEI-6G-SR	-	0.3	UI	
CEI-6G Receiver High Frequency Jitter Tolerance						
Total receiver jitter tolerance ⁽¹⁾	4976–6375	CEI-6G-SR	0.6	_	UI	

Notes:

1. Tested at most commonly used line rate of 6250 Mb/s using 390.625 MHz reference clock.

Table 60: CPRI Protocol Characteristics

Description	Line Rate (Mb/s)	Min	Max	Units
CPRI Transmitter Jitter Generation				
	614.4	-	0.35	UI
	1228.8	-	0.35	UI
Total transmittar iittar	2457.6	-	0.35	UI
	3072.0	-	0.35	UI
	4915.2	-	0.3	UI
	6144.0	-	0.3	UI
CPRI Receiver Frequency Jitter Tolerance				
	614.4	0.65	-	UI
	1228.8	0.65	-	UI
Total rappivar iittar talaranga	2457.6	0.65	-	UI
	3072.0	0.65	-	UI
	4915.2 ⁽¹⁾	0.60	-	UI
	6144.0 ⁽¹⁾	0.60	-	UI

Notes:

1. Tested to CEI-6G-SR.

Integrated Interface Block for PCI Express Designs Switching Characteristics

More information and documentation on solutions for PCI Express designs can be found at: http://www.xilinx.com/technology/protocols/pciexpress.htm

Table 61: Maximum Performance for PCI Express Designs

	Description		Speed Grade				
Symbol			1.0V	0.9V	Units		
		-3	-2/-2L	-1	-2L		
F _{PIPECLK}	Pipe clock maximum frequency	250.00	250.00	250.00	250.00	MHz	
F _{USERCLK}	User clock maximum frequency	250.00	250.00	250.00	250.00	MHz	
F _{USERCLK2}	User clock 2 maximum frequency	250.00	250.00	250.00	250.00	MHz	
F _{DRPCLK}	DRP clock maximum frequency	250.00	250.00	250.00	250.00	MHz	

			Speed	Grade		
Symbol	Description		1.0V		0.9V	Units
		-3	-2/-2L	-1	-2L	
Internal Configuratio	n Access Port					
FICAPCK	Internal configuration access port (ICAPE2) clock frequency	100.00	100.00	100.00	70.00	MHz, Max
Master/Slave Serial N	Node Programming Switching	l.	L			
Т _{DCCK} /Т _{CCKD}	DIN setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T _{CCO}	DOUT clock to out	8.00	8.00	8.00	9.00	ns, Max
SelectMAP Mode Pro	gramming Switching					
T _{SMDCCK} /T _{SMCCKD}	D[31:00] setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
T _{SMCSCCK} /T _{SMCCKCS}	CSI_B setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	5.00/0.00	ns, Min
T _{SMWCCK} /T _{SMCCKW}	RDWR_B setup/hold	10.00/0.00	10.00/0.00	10.00/0.00	12.00/0.00	ns, Min
T _{SMCKCSO}	CSO_B clock to out (330 Ω pull-up resistor required)	7.00	7.00	7.00	8.00	ns, Max
T _{SMCO}	D[31:00] clock to out in readback	8.00	8.00	8.00	10.00	ns, Max
F _{RBCCK}	Readback frequency	100.00	100.00	100.00	70.00	MHz, Max
Boundary-Scan Port	Timing Specifications					
T _{TAPTCK} /T _{TCKTAP}	TMS and TDI setup/hold	3.00/2.00	3.00/2.00	3.00/2.00	3.00/2.00	ns, Min
T _{TCKTDO}	TCK falling edge to TDO output	7.00	7.00	7.00	8.50	ns, Max
F _{TCK}	TCK frequency	66.00	66.00	66.00	50.00	MHz, Max
BPI Flash Master Mo	de Programming Switching					
T _{BPICCO} ⁽²⁾	A[28:00], RS[1:0], FCS_B, FOE_B, FWE_B, ADV_B clock to out	8.50	8.50	8.50	10.00	ns, Max
T _{BPIDCC} /T _{BPICCD}	D[15:00] setup/hold	4.00/0.00	4.00/0.00	4.00/0.00	4.50/0.00	ns, Min
SPI Flash Master Mo	de Programming Switching					
T _{SPIDCC} /T _{SPICCD}	D[03:00] setup/hold	3.00/0.00	3.00/0.00	3.00/0.00	3.00/0.00	ns, Min
T _{SPICCM}	MOSI clock to out	8.00	8.00	8.00	9.00	ns, Max
T _{SPICCFC}	FCS_B clock to out	8.00	8.00	8.00	9.00	ns, Max

Table 63: Configuration Switching Characteristics (Cont'd)

Notes:

1. To support longer delays in configuration, use the design solutions described in UG470: 7 Series FPGA Configuration User Guide.

2. Only during configuration, the last edge is determined by a weak pull-up/pull-down resistor in the I/O.

eFUSE Programming Conditions

 Table 64 lists the programming conditions specifically for eFUSE. For more information, see UG470: 7 Series FPGA

 Configuration User Guide.

Table 64: eFUSE Programming Conditions⁽¹⁾

Symbol	Description		Тур	Max	Units
I _{FS}	V _{CCAUX} supply current	-	-	115	mA
t j	Temperature range		—	125	°C

Notes:

1. The FPGA must not be configured during eFUSE programming.

Revision History

The following table shows the revision history for this document:

Date	Version	Description
09/26/11	1.0	Initial Xilinx release.
11/07/11	1.1	Revised the V _{OCM} specification in Table 11. Updated the AC Switching Characteristics based upon the ISE 13.3 software v1.02 speed specification throughout document including Table 12 and Table 13. Added MMCM_T _{FBDELAY} while adding MMCM_ to the symbol names of a few specifications in Table 34 and PLL to the symbol names in Table 35. In Table 36 through Table 43, updated the pin-to-pin description with the SSTL15 standard. Updated units in Table 46.
02/13/12	1.2	Updated the Artix-7 family of devices listed throughout the entire data sheet. Updated the AC Switching Characteristics based upon the ISE 13.4 software v1.03 for the -3, -2, and -1 speed grades and v1.00 for the -2L speed grade.
		Updated summary description on page 1. In Table 2, revised V_{CCO} for the 3.3V HR I/O banks and updated T _j . Updated the notes in Table 5. Added MGTAVCC and MGTAVTT power supply ramp times to Table 7. Rearranged Table 8, added Mobile_DDR, HSTL_I_18, HSTL_II_18, HSUL_12, SSTL135_R, SSTL15_R, and SSTL12 and removed DIFF_SSTL135, DIFF_SSTL18_I, DIFF_SSTL18_II, DIFF_HSTL_I, and DIFF_HSTL_II. Added Table 9 and Table 10. Revised the specifications in Table 11. Revised V _{IN} in Table 47. Updated the eFUSE Programming Conditions section and removed the endurance table. Added the table. Revised F _{TXIN} and F _{RXIN} in Table 53. Revised I _{CCADC} and updated Note 1 in Table 62. Revised DDR LVDS transmitter data width in Table 14. Removed notes from Table 24 as they are no longer applicable. Updated specifications in Table 63. Updated Note 1 in Table 33.
06/01/12	1.3	Reorganized entire data sheet including adding Table 40 and Table 44. Updated T_{SOL} in Table 1. Updated I _{BATT} and added R_{IN_TERM} to Table 3. Updated Power-On/Off Power Supply Sequencing section with regards to GTP transceivers. In Table 8, updated many parameters including SSTL135 and SSTL135_R. Removed V _{OX} column and added DIFF_HSUL_12 to Table 10. Updated V _{OL} in Table 11. Updated Table 14 and removed notes 2 and 3. Updated Table 15. Updated the AC Switching Characteristics based upon the ISE 14.1 software v1.03 for the -3, -2, -2L (1.0V), -1, and v1.01 for the -2L (0.9V) speed specifications throughout the document. In Table 27, updated Reset Delays section including Note 10 and Note 11. In Table 53, replaced F_{TXOUT} with F_{GLK} . Updated many of the XADC specifications in Table 62 and added Note 2. Updated and moved <i>Dynamic Reconfiguration Port (DRP) for MMCM Before and After DCLK</i> section from Table 63 to Table 34 and Table 35.

Date	Version	Description
09/20/12	1.4	In Table 1, updated the descriptions, changed V_{IN} and Note 2, and added Note 4. In Table 2, changed descriptions and notes. Updated parameters in Table 3. Added Table 4. Revised the Power-On/Off Power Supply Sequencing section. Updated standards and specifications in Table 8, Table 9, and Table 10. Removed the XC7A350T device from data sheet.
		Updated the AC Switching Characteristics section to the ISE 14.2 speed specifications throughout the document. Updated the IOB Pad Input/Output/3-State discussion and changed Table 17 by adding $T_{IOIBUFDISABLE}$. Removed many of the combinatorial delay specifications and T_{CINCK}/T_{CKCIN} from Table 24.Changed F_{PFDMAX} conditions in Table 34 and Table 35. Updated the GTP Transceiver Specifications section, moved the GTP Transceiver DC characteristics section to the overall DC Characteristics section, and added the GTP Transceiver Protocol Jitter Characteristics section. In Table 62, updated Note 1. In Table 63, updated T_{POR} .
02/01/13	1.5	Updated the AC Switching Characteristics based upon the 14.4/2012.4 device pack for ISE 14.4 and Vivado 2012.4, both at v1.07 for the -3, -2, -2L (1.0V), -1 speed specifications, and v1.05 for the -2L (0.9V) speed specifications throughout the document. Production changes to Table 12 and Table 13 for -3, -2, -2L (1.0V), -1 speed specifications.
		Revised I _{DCIN} and I _{DCOUT} and added Note 5 in Table 1. Added Note 2 to Table 2. Updated Table 5. Added minimum current specifications to Table 6. Removed SSTL12 and HSTL_I_12 from Table 8. Removed DIFF_SSTL12 from Table 10. Updated Table 12. Added a 2:1 memory controller section to Table 15. Updated Note 1 in Table 31. Revised Table 33. Updated Note 1 and Note 2 in Table 46.
		Updated D _{VPPIN} in Table 47. Updated V _{IDIFF} in Table 48. Removed T _{LOCK} and T _{PHASE} and revised F _{GCLK} in Table 51. Updated T _{DLOCK} in Table 52. Updated Table 53. In Table 54, updated T _{RTX} , T _{FTX} , V _{TXOOBVDPP} , and revised Note 1 through Note 7. In Table 55, updated RX _{SST} and RX _{PPMTOL} and revised Note 4 through Note 7. In Table 60, revised and added Note 1.
		Revised the maximum external channel input ranges in Table 62. In Table 63, revised F_{MCCK} and added the Internal Configuration Access Port section.