



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15356-e-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

BANK 8 BANK 9 **BANK 10 BANK 11 BANK 12 BANK 13 BANK 14 BANK 15** 400h 480h 500h 580h 600h 680h 700h 780h Core Register (Table 4-3) 48Bh 50Bh 58Bh 60Bh 70Bh 78Bh 40Bh 68Bh 50Ch NCO1ACCL CWG1CLK 40Ch _ 48Ch _ _ 58Ch 60Ch 68Ch _ 70Ch PIR0 78Ch ____ NCO1ACCH CWG1DAT _ 48Dh _ 50Dh ___ ____ PIR1 40Dh 58Dh 60Dh 68Dh 70Dh 78Dh _ 48Eh _ 50Eh NCO1ACCU CWG1DBR PIR2 78Eh 40Eh _ _ 58Eh 60Eh 68Eh _ 70Eh _ 48Fh _ 50Fh NCO1INCL CWG1DBF PIR3 40Fh _ _ 58Fh 60Fh 68Fh _ 70Fh 78Fh CWG1CON0 490h 510h NCO1INCH PIR4 _ _ _ 590h 610h 690h 710h 790h 410h _ _ CWG1CON1 491h _ 511h NCO1INCU PIR5 411h _ _ 591h 611h 691h _ 711h 791h _ NCO1CON CWG1AS0 512h _ 492h _ _ 592h 612h 692h _ 712h PIR6 792h 412h 513h NCO1CLK CWG1AS1 493h 593h 613h 693h 713h PIR7 793h 413h _ _ _ _ _ CWG1STR _ 494h _ 514h _ 594h _ 614h 694h _ 714h — 794h 414h 495h _ 515h _ 595h 615h ____ 695h 715h _ 795h 415h _ _ 496h 516h PIE0 PMD0 416h _ _ _ 596h _ 616h _ 696h _ 716h 796h _ 517h _ _ PMD1 497h _ PIE1 417h 597h 617h 697h 717h 797h PMD2 _ 518h _ PIE2 418h — 498h _ 598h _ 618h 698h _ 718h 798h PMD3 419h _ 499h _ 519h _ 599h _ 619h _ 699h _ 719h PIE3 799h _ 49Ah _ 51Ah ____ _ _ _ PIE4 79Ah PMD4 41Ah 59Ah 61Ah 69Ah 71Ah 49Bh _ 51Bh _ _ PIE5 PMD5 41Bh _ _ 59Bh 61Bh 69Bh _ 71Bh 79Bh 41Ch 49Ch 51Ch TMR0 61Ch _ ____ PIE6 ____ ___ _ _ 59Ch 69Ch 71Ch 79Ch 49Dh 51Dh PR0 PIE7 _ 79Dh _ 41Dh — _ _ 59Dh 61Dh 69Dh _ 71Dh TMR0CON0 _ _ 59Eh _ 69Eh _ _ 79Eh 41Eh 49Eh 51Eh _ 61Eh 71Eh _ TMR0CON1 41Fh 49Fh 51Fh 59Fh 61Fh _ 69Fh 71Fh 79Fh _ _ _ _ — _ General 420h 4A0h 520h 5A0h 620h 6A0h 720h 7A0h Purpose General Register General General General General General General 48 Bytes Purpose Purpose Purpose 64Fh Purpose Purpose Purpose Purpose Register Register General Register Register Register Register 650h Register 80 Bytes⁽²⁾ 80 Bytes 80 Bytes 80 Bytes 80 Bytes Purpose 80 Bytes(2) 80 Bytes⁽²⁾ Register 32 Bytes⁽²⁾ 46Fh 4EFh 56Fh 5EFh 66Fh 6EFh 76Fh 7EFh Common RAM 470h 4F0h 570h 5F0h 670h 6F0h 770h 7F0h Accesses Accesses Accesses Accesses Accesses Accesses Accesses Accesses 70h-7Fh 47Fh 70h-7Fh 4FFh 70h-7Fh 57Fh 70h-7Fh 5FFh 70h-7Fh 67Fh 70h-7Fh 6FFh 70h-7Fh 77Fh 70h-7Fh 7FFh

TABLE 4-5: PIC16(L)F15356/75/76/85/86 MEMORY MAP, BANKS 8-15

Note 1: Unimplemented locations read as '0'.

2: Present only on PIC16(L)F15356/76/86.

TABLE 4-11:	SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)
-------------	--

							,				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 5											
				CPU COF	RE REGISTERS;	see Table 4-3 for	specifics				
28Ch	T2TMR	Holding Register for t	olding Register for the 8-bit TMR2 Register							0000 0000	0000 0000
28Dh	T2PR	TMR2 Period Registe	r							1111 1111	1111 1111
28Eh	T2CON	ON		CKPS<2:0>			OUT	PS<3:0>		0000 0000	0000 0000
28Fh	T2HLT	PSYNC	CKPOL	CKSYNC			MODE<4:0>			0000 0000	0000 0000
290h	T2CLKCON	_	—	—	_		CS	6<3:0>		0000	0000
291h	T2RST	_	_	_	— — RSEL<3:0>					0000	0000
292h 29Fh	—		Unimplemented						_	-	

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

5.6 Device ID and Revision ID

The 14-bit Device ID word is located at 8006h and the 14-bit Revision ID is located at 8005h. These locations are read-only and cannot be erased or modified.

Development tools, such as device programmers and debuggers, may be used to read the Device ID, Revision ID and Configuration Words. These locations can also be read from the NVMCON register.

5.7 Register Definitions: Device and Revision

REGISTER 5-6: DEVID: DEVICE ID REGISTER



Legend:

R = Readable bit

'1' = Bit is set

bit 13-0 **DEV<13:0>:** Device ID bits

Device	DEVID<13:0> Values							
PIC16F15356	11 0000 1011 0000 (30B0h)							
PIC16LF15356	11 0000 1011 0001 (30B1h)							
PIC16F15375	11 0000 1011 0010 (30B2h)							
PIC16LF15375	11 0000 1011 0011 (30B3h)							
PIC16F15376	11 0000 1011 0100 (30B4h)							
PIC16LF15376	11 0000 1011 0101 (30B5h)							
PIC16F15385	11 0000 1011 0110 (30B6h)							
PIC16LF15385	11 0000 1011 0111 (30B7h)							
PIC16F15386	11 0000 1011 1000 (30B8h)							
PIC16LF15386	11 0000 1011 1001 (30B9h)							

'0' = Bit is cleared

PIC16(L)F15356/75/76/85/86



- 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
- **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)



9.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR), Brown-out Reset (BOR) or a wake-up from Sleep. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

9.5 Register Definitions: Oscillator Control

REGISTER 9-1: OSCCON1: OSCILLATOR CONTROL REGISTER1

U-0	R/W-f/f ⁽¹⁾	R/W-f/f ⁽¹⁾	R/W-f/f ⁽¹⁾	R/W-q/q	R/W-q/q	R/W-q/q	R/W-q/q	
—	NOSC<2:0> ^(2,3)			NDIV<3:0> ^(2,3,4)				
bit 7							bit 0	

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	f = determined by fuse setting

bit 7	Unimplemented: Read as '0'
bit 6-4	NOSC<2:0>: New Oscillator Source Request bits
	The setting requests a source oscillator and PLL combination per Table 9-1.
	POR value = RSTOSC (Register 5-1).
bit 3-0	NDIV<3:0>: New Divider Selection Request bits
	The setting determines the new postscaler division ratio per Table 9-1.

Note 1: The default value (f/f) is set equal to the RSTOSC Configuration bits.

- 2: If NOSC is written with a reserved value (Table 9-1), the operation is ignored and neither NOSC nor NDIV is written.
- 3: When CSWEN = 0, this register is read-only and cannot be changed from the POR value.
- 4: When NOSC = 110 (HFINTOSC 4 MHz), the NDIV bits will default to '0010' upon Reset; for all other NOSC settings the NDIV bits will default to '0000' upon Reset.

REGISTER 9-2: OSCCON2: OSCILLATOR CONTROL REGISTER 2

U-0	R-n/n ⁽²⁾						
—	COSC<2:0>			CDIV<3:0>			
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7	Unimplemented: Read as '0'	,

- bit 6-4 **COSC<2:0>:** Current Oscillator Source Select bits (read-only)
 - Indicates the current source oscillator and PLL combination per Table 9-1.
- bit 3-0 **CDIV<3:0>:** Current Divider Select bits (read-only) Indicates the current postscaler division ratio per Table 9-1.

Note 1: The POR value is the value present when user code execution begins.

2: The Reset value (n/n) is the same as the NOSC/NDIV bits.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
CLC4IE	CLC3IE	CLC2IE	CLC1IE	—	—	—	TMR1GIE
bit 7							bit 0
Legend:							
R = Readab	R = Readable bit W = Writable bit				mented bit, read	l as '0'	
u = Bit is un	u = Bit is unchanged x = Bit is unknown			-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared	HS = Hardwa	are set		
bit 7	CLC4IE: CLC 1 = CLC4 in 0 = CLC4 in	4 Interrupt Ena terrupt enabled terrupt disable	able bit 1 d				
bit 6	CLC3IE: CLC 1 = CLC3 in 0 = CLC3 in	3 Interrupt Ena terrupt enabled terrupt disable	able bit d d				
bit 5	CLC2IE: CLC 1 = CLC2 in 0 = CLC2 in	2 Interrupt Ena terrupt enabled terrupt disable	able bit d d				
bit 4	CLC1IE: CLC 1 = CLC1 in 0 = CLC1 in	1 Interrupt Ena terrupt enabled terrupt disable	able bit d d				
bit 3-1	Unimplemen	ted: Read as '	0'				
bit 0	TMR1GIE: Tin 1 = Enables 0 = Disables	mer1 Gate Inte the Timer1 ga the Timer1 ga	rrupt Enable te acquisition ate acquisitior	bit interrupt n interrupt			
Note: E	Bit PEIE of the IN set to enable ar controlled by regis	TCON register ny peripheral ters PIE1-PIE7	must be interrupt				

REGISTER 10-7: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5

REGISTER 12-3: WDTPSL: WDT PRESCALE SELECT LOW BYTE REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
			PSCN	T<7:0> ⁽¹⁾			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimpleme	ented bit, read as	ʻ0'	
u = Bit is unchange	d	x = Bit is unknown		-n/n = Value at	POR and BOR/V	alue at all other	Resets
'1' = Bit is set		'0' = Bit is cleared					

bit 7-0 **PSCNT<7:0>**: Prescale Select Low Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

REGISTER 12-4: WDTPSH: WDT PRESCALE SELECT HIGH BYTE REGISTER

R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0		
PSCNT<15:8> ⁽¹⁾									
bit 7							bit 0		

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **PSCNT<15:8>**: Prescale Select High Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

REGISTER 12-5: WDTTMR: WDT TIMER REGISTER

U-0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0	R-0/0
—		WDTTM	1R<3:0>	STATE	PSCNT<	:17:16> (1)	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7 Unimplemented: Read as '0'

bit 6-3 WDTTMR<3:0>: Watchdog Timer Value bits

bit 2 STATE: WDT Armed Status bit

1 = WDT is armed

0 = WDT is not armed

bit 1-0 **PSCNT<17:16>**: Prescale Select Upper Byte bits⁽¹⁾

Note 1: The 18-bit WDT prescale value, PSCNT<17:0> includes the WDTPSL, WDTPSH and the lower bits of the WDTTMR registers. PSCNT<17:0> is intended for debug operations and should be read during normal operation.

PIC16(L)F15356/75/76/85/86

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0				
UART2MD	UART1MD	MSSP2MD	MSSP1MD	—	—	_	CWG1MD				
bit 7							bit 0				
Legend:	Legend:										
R = Readable	bit	W = Writable I	oit	U = Unimplem	ented bit, read	as '0'					
u = Bit is unch	nanged	x = Bit is unkn	own	-n/n = Value a	t POR and BOR	Value at all	other Resets				
'1' = Bit is set		'0' = Bit is clea	ared	q = Value dep	ends on conditio	on					
bit 7	UART2MD: D	isable EUSAR	T2 bit								
	1 = EUSART	2 module disab 2 module enabl	led								
bit 6			T1 hit								
bit 0	1 = EUSART	1 module disab	led								
	0 = EUSART	1 module enab	led								
bit 5	MSSP2MD: D	isable MSSP2	bit								
	1 = MSSP2 n	nodule disabled	1								
bit 4			hit								
DIL 4	1 = MSSP1 n	nodule disablec									
	0 = MSSP1 n	nodule enabled	-								
bit 3-1	Unimplement	ted: Read as '0)'								
bit 0	CWG1MD: Di	sable CWG1 bi	it								
	1 = CWG1 m	odule disabled									
	0 = CWG1 m	odule enabled									

REGISTER 16-5: PMD4: PMD CONTROL REGISTER 4

19.0 TEMPERATURE INDICATOR MODULE

This family of devices is equipped with a temperature circuit designed to measure the operating temperature of the silicon die. The main purpose of the temperature indicator module is to provide a temperature-dependent voltage that can be measured by the Analog-to-Digital Converter.

The circuit's range of operating temperature falls between -40°C and +125°C. The circuit may be used as a temperature threshold detector or a more accurate temperature indicator, depending on the level of calibration performed. A one-point calibration allows the circuit to indicate a temperature closely surrounding that point. A two-point calibration allows the circuit to sense the entire range of temperature more accurately.

19.1 Module Operation

The temperature indicator module consists of a temperature-sensing circuit that provides a voltage to the device ADC. The analog voltage output, VTSENSE, varies inversely to the device temperature. The output of the temperature indicator is referred to as VOUT.

Figure 19-1 shows a simplified block diagram of the temperature indicator module.

FIGURE 19-1: TEMPERATURE INDICATOR BLOCK DIAGRAM



The output of the circuit is measured using the internal Analog-to-Digital Converter. A channel is reserved for the temperature circuit output. Refer to Section 20.0 "Analog-to-Digital Converter (ADC) Module" for detailed information.

The ON/OFF bit for the module is located in the FVRCON register. See **Section 18.0** "**Fixed Voltage Reference (FVR)**" for more information. The circuit is enabled by setting the TSEN bit of the FVRCON register. When the module is disabled, the circuit draws no current.

The circuit operates in either High or Low range. Refer to **Section 19.5** "**Temperature Indicator Range**" for more details on the range settings.

19.2 Estimation of Temperature

This section describes how the sensor voltage can be used to estimate the temperature of the module. To use the sensor, the output voltage, VTSENSE, is measured and the corresponding temperature is determined. Equation 19-1 provides an estimate for the die temperature based on the VTSENSE value.

EQUATION 19-1: SENSOR TEMPERATURE

$$T_{SENSE} = V_{TSENSE} \times (-Mt) + T_{OFFSET}$$

Where:

Mt = 1/Mv, where Mv = sensor voltage sensitivity (V/°C). TOFFSET is the temperature difference between the theoretical temperature and the actual temperature.

PIC16(L)F15356/75/76/85/86

REGISTER 23-5: CMOUT: COMPARATOR OUTPUT REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R-0/0	R-0/0
—	_	_	—	—	_	MC2OUT	MC10UT
bit 7							bit 0

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-2 Unimplemented: Read as '0'

bit 1 MC2OUT: Mirror Copy of C2OUT bit

bit 0 MC1OUT: Mirror Copy of C1OUT bit

TABLE 23-3: SUMMARY OF REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
CMxCON0	ON	OUT	—	POL	—	—	HYS	SYNC	305
CMxCON1	_	_	_	_	_	_	INTP	INTN	306
CMOUT	_	_	_	_	_	_	MC2OUT	MC1OUT	308
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	IG CDAFVR<1:0> ADFVR<1:0>				264
DAC1CON0	DAC1EN	—	DAC10E1	DAC10E2	DAC1PS	SS<1:0>	_	DAC1NSS	287
DAC1CON1	—	—	_		DAC1R<4:0>				
INTCON	GIE	PEIE	_					INTEDG	146
PIE2	—	ZCDIE	_		_	_	C2IE	C1IE	149
PIR2	—	ZCDIF	_	_	_	_	C2IF	C1IF	157
RxyPPS	—	—	_	RxyPPS<4:0>					
CLCINxPPS	_	_		CLCIN0PPS<5:0>					
T1GPPS	—	_			T1GP	PS<5:0>			241

Legend: — = unimplemented location, read as '0'. Shaded cells are unused by the comparator module.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 4 Bit 3		Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	_	_	—		_	INTEDG	146
PIE4	—	—	_	-	—	—	TMR2IE	TMR1IE	151
PIR4	—	—			—	—	TMR2IF	TMR1IF	159
T1CON	_	_	CKPS	<1:0>	_	SYNC	RD16	ON	329
T1GCON	GE	GPOL	GTM	GSPM	GGO/DONE	GVAL	-	-	330
T1GATE	—	—	_	— GSS<4:0>					
T1CLK	—	_	_	_		CS<3	3:0>		331
TMR1L	Holding Reg	ister for the L	east Significa	int Byte of the	e 16-bit TMR1 R	egister			321*
TMR1H	Holding Reg	ister for the N	lost Significa	nt Byte of the	16-bit TMR1 Re	egister			321*
T1CKIPPS	—	_			T1CKIPF	S<5:0>			241
T1GPPS	—	—			T1GPPS	6<5:0>			241
CCPxCON	CCPxEN	CCPxOE	CCPxOUT	OUT CCPxFMT CCPxMODE<3:0>					366
CLCxSELy	_	_			L	CxDyS<4:0>			412
ADACT	—	—	_	_		ADACT	<3:0>		280

TABLE 26-3: SUMMARY OF REGISTERS ASSOCIATED WITH TIMER1

Legend: ____

d: — = Unimplemented location, read as '0'. Shaded cells are not used with the Timer1 modules.
 * Page with register information.

27.5.7 EDGE-TRIGGERED HARDWARE LIMIT ONE-SHOT MODE

In Edge-Triggered Hardware Limit One-Shot modes the timer starts on the first external signal edge after the ON bit is set and resets on all subsequent edges. Only the first edge after the ON bit is set is needed to start the timer. The counter will resume counting automatically two clocks after all subsequent external Reset edges. Edge triggers are as follows:

- Rising edge start and Reset (MODE<4:0> = 01100)
- Falling edge start and Reset (MODE<4:0> = 01101)

The timer resets and clears the ON bit when the timer value matches the PRx period value. External signal edges will have no effect until after software sets the ON bit. Figure 27-10 illustrates the rising edge hardware limit one-shot operation.

When this mode is used in conjunction with the CCP then the first starting edge trigger, and all subsequent Reset edges, will activate the PWM drive. The PWM drive will deactivate when the timer matches the CCPRx pulse-width value and stay deactivated until the timer halts at the PRx period match unless an external signal edge resets the timer before the match occurs.

28.1 Capture Mode

Capture mode makes use of the 16-bit Timer1 resource. When an event occurs on the capture source, the 16-bit CCPRxH:CCPRxL register pair captures and stores the 16-bit value of the TMR1H:TMR1L register pair, respectively. An event is defined as one of the following and is configured by the CCPxMODE<3:0> bits of the CCPxCON register:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- · Every 16th rising edge

When a capture is made, the Interrupt Request Flag bit CCPxIF of the PIR6 register is set. The interrupt flag must be cleared in software. If another capture occurs before the value in the CCPRxH, CCPRxL register pair is read, the old captured value is overwritten by the new captured value. Figure 28-1 shows a simplified diagram of the capture operation.

28.1.1 CAPTURE SOURCES

In Capture mode, the CCPx pin should be configured as an input by setting the associated TRIS control bit.

Note: If the CCPx pin is configured as an output, a write to the port can cause a capture condition.

The capture source is selected by configuring the CCPxCTS<2:0> bits of the CCPxCAP register. The following sources can be selected:

- CCPxPPS input
- C1OUT_sync
- C2OUT_sync
- IOC_interrupt
- LC1_out
- LC2_out
- LC3_out
- LC4_out





R/W/HS-0/0	R/W-0/0	R/W-0/0	R/W-1/1	R/W-0/0	R/W-1/1	U-0	U-0			
SHUTDOWN ^(1, 2)	REN	LSBE)<1:0>	LSAC	<1:0>	—	—			
bit 7							bit 0			
Legend:										
HC = Bit is cleare	d by hardware		HS = Bit is se	et by hardware	•					
R = Readable bit W = Writable bit				U = Unimpler	mented bit, rea	ad as '0'				
u = Bit is unchang	ged	x = Bit is unk	nown	-n/n = Value a	at POR and BO	OR/Value at all	other Resets			
'1' = Bit is set		'0' = Bit is cle	eared	q = Value dep	pends on conc	lition				
				(4 - 2)						
bit 7	SHUTDOWN	I: Auto-Shutdo	wn Event Sta	tus bit ^(1, 2)						
1 = An Auto-Shutdown state is in effect										
	0 = No Auto-shutdown event has occurred									
bit 6 REN: Auto-Restart Enable bit										
	1 = Auto-res 0 = Auto-res	start enabled								
bit 5-4	LSBD<1:0>:	CWG1B and	CWG1D Auto	-Shutdown Sta	te Control bits					
	11 =A logic '	1' is placed on	CWG1B/D w	hen an auto-sh	utdown event	is present				
	10 =A logic '	0' is placed on	CWG1B/D w	hen an auto-sh	utdown event	is present				
	01 =Pin is tri	-stated on CW	G1B/D when	an auto-shutdo	wn event is pr	esent				
	band in	iterval	e pin, includin	g polarity, is pla	ced on CWG I	B/D after the re	equired dead-			
bit 3-2	LSAC<1:0>:	CWG1A and	CWG1C Auto	-Shutdown Sta	te Control bits					
	11 =A logic '	1' is placed on	CWG1A/C w	hen an auto-sh	utdown event	is present				
	10 =A logic '	0' is placed on	CWG1A/C w	hen an auto-sh	utdown event	is present				
	01 =Pin is tri-stated on CWG1A/C when an auto-shutdown event is present									
	00 = I ne inac band in	iterval	e pin, incluain	g polarity, is pla	ced on CwG1	A/C after the re	equirea aeaa-			
bit 1-0	Unimpleme	nted: Read as	'0'							
Note 1: This I	bit may be wri	tten while EN	= 0 (CWG10	CON0 register)	to place the	outputs into t	the shutdown			
config	juration.									

REGISTER 30-5: CWG1AS0: CWG1 AUTO-SHUTDOWN CONTROL REGISTER 0

2: The outputs will remain in auto-shutdown state until the next rising edge of the input signal after this bit is cleared.

32.2.3 SPI MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK line. The master determines when the slave (Processor 2, Figure 32-5) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and Status bits appropriately set). The clock polarity is selected by appropriately programming the CKP bit of the SSPxCON1 register and the CKE bit of the SSPxSTAT register. This then, would give waveforms for SPI communication as shown in Figure 32-6, Figure 32-8, Figure 32-9 and Figure 32-10, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 * Tcy)
- Fosc/64 (or 16 * Tcy)
- Timer2 output/2
- Fosc/(4 * (SSPxADD + 1))

Figure 32-6 shows the waveforms for Master mode.

When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.

FIGURE 32-6: SPI MODE WAVEFORM (MASTER MODE)



32.5.2.2 7-bit Reception with AHEN and DHEN

Slave device reception with AHEN and DHEN set operate the same as without these options with extra interrupts and clock stretching added after the eighth falling edge of SCL. These additional interrupts allows time for the slave software to decide whether it wants to ACK the receive address or data byte.

This list describes the steps that need to be taken by slave software to use these options for I^2C communication. Figure 32-16 displays a module using both address and data holding. Figure 32-17 includes the operation with the SEN bit of the SSPxCON2 register set.

- 1. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit clear is clocked in. SSPxIF is set and CKP cleared after the eighth falling edge of SCL.
- 3. Slave clears the SSPxIF.
- Slave can look at the ACKTIM bit of the SSPxCON3 register to <u>determine</u> if the SSPxIF was after or before the ACK.
- 5. Slave reads the address value from SSPxBUF, clearing the BF flag.
- 6. Slave sets ACK value clocked out to the master by setting ACKDT.
- 7. Slave releases the clock by setting CKP.
- 8. SSPxIF is set after an \overline{ACK} , not after a NACK.
- 9. If SEN = 1 the slave hardware will stretch the clock after the ACK.
- 10. Slave clears SSPxIF.

Note: SSPxIF is still set after the ninth falling edge of SCL even if there is no clock stretching and BF has been cleared. Only if NACK is sent to master is SSPxIF not set

- 11. SSPxIF set and CKP cleared after eighth falling edge of SCL for a received data byte.
- 12. Slave looks at ACKTIM bit of SSPxCON3 to determine the source of the interrupt.
- 13. Slave reads the received data from SSPxBUF clearing BF.
- 14. Steps 7-14 are the same for each received data byte.
- 15. Communication is ended by either the slave sending an ACK = 1, or the master sending a Stop condition. If a Stop is sent and Interrupt on Stop Detect is disabled, the slave will only know by polling the P bit of the SSPxSTAT register.

32.6.6 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF, and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. SCL is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high. When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of \overline{ACK} is written into the ACKSTAT bit on the rising edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCL low and SDA unchanged (Figure 32-28).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will release the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT Status bit of the SSPxCON2 register. Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.

32.6.6.1 BF Status Flag

In Transmit mode, the BF bit of the SSPxSTAT register is set when the CPU writes to SSPxBUF and is cleared when all eight bits are shifted out.

32.6.6.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write does not occur).

WCOL must be cleared by software before the next transmission.

32.6.6.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit of the SSPxCON2 register is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$) and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

32.6.6.4 Typical transmit sequence:

- 1. The user generates a Start condition by setting the SEN bit of the SSPxCON2 register.
- 2. SSPxIF is set by hardware on completion of the Start.
- 3. SSPxIF is cleared by software.
- 4. The MSSP module will wait the required start time before any other operation takes place.
- 5. The user loads the SSPxBUF with the slave address to transmit.
- 6. Address is shifted out the SDA pin until all eight bits are transmitted. Transmission begins as soon as SSPxBUF is written to.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 8. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 9. The user loads the SSPxBUF with eight bits of data.
- 10. Data is shifted out the SDA pin until all eight bits are transmitted.
- 11. The MSSP module shifts in the ACK bit from the slave device and writes its value into the ACKSTAT bit of the SSPxCON2 register.
- 12. Steps 8-11 are repeated for all transmitted data bytes.
- The user generates a Stop or Restart condition by setting the PEN or RSEN bits of the SSPx-CON2 register. Interrupt is generated once the Stop/Restart condition is complete.

TABLE 37-11: RESET, WDT, OSCILLATOR START-UP TIMER, POWER-UP TIMER, BROWN-OUT RESET AND LOW-POWER BROWN-OUT RESET SPECIFICATIONS

Standard	Operating	Conditions (unless otherwise stated)					\sim
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
RST01*	TMCLR	MCLR Pulse Width Low to ensure Reset	2	_	—	μS	
RST02*	Tioz	I/O high-impedance from Reset detection	_	_	2	μs	
RST03	TWDT	Watchdog Timer Time-out Period	—	16	—	ms	16 ms Wominal-Reset Time
RST04*	TPWRT	Power-up Timer Period	_	65	_	ms	
RST05	Tost	Oscillator Start-up Timer Period ^(1,2)	_	1024	—	/TOSC	$\left \right\rangle$
RST06	VBOR	Brown-out Reset Voltage ⁽⁴⁾	2.55	2.70	2.85	<u>7</u> 7	BORV = 0
			2.30	2.45	2.60		BORV = ∕I (F devices)
			1.80	1.90	2.05	∖v∨	BORV = 1 (LF devices)
RST07	VBORHYS	Brown-out Reset Hysteresis	_	40 🧹	$\overline{)}$	m∖V ′	
RST08	TBORDC	Brown-out Reset Response Time	_	3	$\langle - \rangle$	μs	
RST09	VLPBOR	Low-Power Brown-out Reset Voltage	1.8	/ 1.9	2.2	V V	LF Devices Only

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 37-12: ANALOG-TO-DIGITAL CONVERTER (ADC) ACCURACY SPECIFICATIONS^(1,2):

Standar VDD = 3	Standard Operating Conditions (unless otherwise stated) VDD = 3.0V, TA = 25°C									
Param. No.	Sym.	Characteristic	Min.	Typt	Max.	Units	Conditions			
AD01	NR	Resolution	\sim	I	10	bit				
AD02	EIL	Integral Error	\geq -	±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V			
AD03	Edl	Differential Epror		±0.1	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V			
AD04	EOFF	Offset Error		0.5	2.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V			
AD05	Egn	Gain Error 🗸 🖊 🔨		±0.2	±1.0	LSb	ADCREF+ = 3.0V, ADCREF-= 0V			
AD06	VADREF	ADC Reference Voltage (ADREF+ - ADREF-)	1.8	—	Vdd	V				
AD07	VAIN	Full-Scale Range	ADREF-	_	ADREF+	V				
AD08	ZAIN	Recommended Impedance of Analog Voltage Source		10	_	kΩ				
AD09	RVREF	ADC Voltage Reference Ladder		50	—	kΩ	Note 3			

These parameters are characterized but not tested.

Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Total Absolute Error is the sum of the offset, gain and integral non-linearity (INL) errors.

2: The ABC conversion result never decreases with an increase in the input and has no missing codes.

3: This is the impedance seen by the VREF pads when the external reference pads are selected.

<sup>Note 1: By design, the Oscillator Start-up Timer (OST) counts the first 1024 cycles, independent of frequency.
2: To ensure these voltage tolerances, VDD and Vss must be capacitively decoupled as close to the device as possible.</sup> 0.1 μF and 0.01 μF values in parallel are recommended.

PIC16(L)F15356/75/76/85/86





TABLE 37-24: I²C BUS START/STOP BITS REQUIREMENTS

Param. No.	Symbol	Charact	Min.	Тур	Max.	Units	Conditions	
SP90* 1	TSU:STA	Start condition	100 kHz mode	4700	\searrow		ns	Only relevant for Repeated Start condition
		Setup time	400 kAz mode	600		Ι		
SP91*	THD:STA	Start condition	100 kHzmode	4000	_	_	ns	After this period, the first clock pulse is generated
		Hold time	400 kHz mode	600	_	_		
SP92*	Tsu:sto	Stop condition	100 kHz mode	4700	_	_	ns	
		Setup time	400 kHz mode	600	_	_		
SP93	THD:STO	Stop condition	100 kHz mode	4000	—	_	ns	
		Hold time	400 kHz mode	600	—	_		

These parameters are characterized but not tested.

12C BUS DATA TIMING **FIGURE 37-22:**



40.1 Package Marking Information (Continued)



Legend:	XXX	Customer-specific information					
	Y	Year code (last digit of calendar year)					
	YY	Year code (last 2 digits of calendar year)					
	WW	Week code (week of January 1 is week '01')					
	NNN	Alphanumeric traceability code					
		Pb-free JEDEC [®] designator for Matte Tin (Sn)					
	*	This package is Pb-free. The Pb-free JEDEC designator ((e3))					
		can be found on the outer packaging for this package.					
Note:	In the eve	t the full Microchip part number cannot be marked on one line, it will					
	be carried over to the next line, thus limiting the number of availab						
	characters for customer-specific information.						
		·					