



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	25
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 24x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15356-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 1-4: PIC16(L)F15385/86 PINOUT DESCRIPTION (CONTINUED)

Name	Function	Input Type	Output Type	Description		
RF5/ANF5	RF5	TTL/ST	CMOS/OD	General purpose I/O.		
	ANF5	AN	—	ADC Channel D0 input.		
RF6/ANF6	RF6	TTL/ST	CMOS/OD	General purpose I/O.		
	ANF6	AN	—	ADC Channel D0 input.		
RF7/ANF7	RF5	TTL/ST	CMOS/OD	General purpose I/O.		
	ANF5	AN	_	ADC Channel D0 input.		
Vdd	Vdd	Power	—	Positive supply voltage input.		
Vss	Vss	Power	_	Ground reference.		
Legend: AN = Analog input or outp TTL = TTL compatible input	ut CMOS = it ST =	CMOS cor Schmitt Tr	mpatible input or	output OD = Open-Drain CMOS levels I ² C = Schmitt Triager input with I ² C		

TTL = TTL compatible input

Schmitt Trigger input with CMOS levels =

= Schmitt Trigger input with I²C

HV = High Voltage

XTAL = Crystal levels

Note 1: This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-4 for details on which PORT pins may be used for this signal.

2: All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options as described in Table 15-5, Table 15-6 and Table 15-7.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

These pins are configured for l^2C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the l^2C specific or SMBus input buffer thresholds. 4:

Name	Function	Input Type	Output Type	Description		
OUT ⁽²⁾	C1OUT	—	CMOS/OD	Comparator 1 output.		
	C2OUT	_	CMOS/OD	Comparator 2 output.		
	NCO10UT	—	CMOS/OD	Numerically Controller Oscillator output.		
	TMR0	_	CMOS/OD	Timer0 output.		
	CCP1	_	CMOS/OD	Capture/Compare/PWM1 output (compare/PWM functions).		
	CCP2	_	CMOS/OD	Capture/Compare/PWM2 output (compare/PWM functions).		
	PWM3OUT	_	CMOS/OD	PWM3 output.		
	PWM4OUT	_	CMOS/OD	PWM4 output.		
	PWM5OUT	_	CMOS/OD	PWM5 output.		
	CWG1A	_	CMOS/OD	Complementary Waveform Generator 1 output A.		
	CWG1B	_	CMOS/OD	Complementary Waveform Generator 1 output B.		
	CWG1C	_	CMOS/OD	Complementary Waveform Generator 1 output C.		
	CWG1D	_	CMOS/OD	Complementary Waveform Generator 1 output D.		
	CWG2A	_	CMOS/OD	Complementary Waveform Generator 2 output A.		
	CWG2B	_	CMOS/OD	Complementary Waveform Generator 2 output B.		
	CWG2C	—	CMOS/OD	Complementary Waveform Generator 2 output C.		
	CWG2D	_	CMOS/OD	Complementary Waveform Generator 2 output D. MSSP1 SPI serial data output.		
	SDO1	—	CMOS/OD			
	SDO2	—	CMOS/OD	MSSP2 SPI serial data output.		
	SCK1	_	CMOS/OD	MSSP1 SPI serial clock output.		
	SCK2	—	CMOS/OD	MSSP2 SPI serial clock output.		
	SCK1 ⁽³⁾	_	CMOS/OD	MSSP1 SPI serial clock output.		
	SCK2 ⁽³⁾	_	CMOS/OD	MSSP2 SPI serial clock output.		
	SDA1 ^(3,4)	_	CMOS/OD	MSSP1 I ² C serial data input/output.		
	SDA2 ^(3,4)	_	CMOS/OD	MSSP2 I ² C serial data input/output.		
	DT ⁽³⁾	_	CMOS/OD	EUSART Synchronous mode data output.		
	CK1	—	CMOS/OD	EUSART1 Synchronous mode clock output.		
	CK2	_	CMOS/OD	EUSART2 Synchronous mode clock output.		
	TX1	_	CMOS/OD	EUSART1 Asynchronous mode transmitter data output.		
	TX2	—	CMOS/OD	EUSART2 Asynchronous mode transmitter data output.		
	CLC1OUT	—	CMOS/OD	Configurable Logic Cell 1 output.		
	CLC2OUT	_	CMOS/OD	Configurable Logic Cell 2 output.		
	CLC3OUT	_	CMOS/OD	Configurable Logic Cell 3 output.		
	CLC4OUT	_	CMOS/OD	Configurable Logic Cell 4 output.		
	CLKR		CMOS/OD	Clock Reference module output.		
Legend: AN = Analog input or outp TTL = TTL compatible input	ut CMOS = ut ST =	CMOS co	mpatible input or	output OD = Open-Drain CMOS levels I^2C = Schmitt Trigger input with I^2C		

TABLE 1-4: PIC16(L)F15385/86 PINOUT DESCRIPTION (CONTINUED)

HV = High Voltage

Note

XTAL = Crystal levels This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-4 for details on which PORT pins may be used for this signal. 1:

All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options 2: as described in Table 15-5, Table 15-6 and Table 15-7.

This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and 3: PPS output registers.

4: These pins are configured for I²C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I²C specific or SMBus input buffer thresholds.

	Bank 60		Bank 61		Bank 62		Bank 63
1E3Fh	RE7PPS ⁽²⁾	1EBFh	—	1F3Fh	IOCAF	1FBFh	—
1E40h	_	1EC0h	_	1F40h	_	1FC0h	_
1E41h	_	1EC1h	_	1F41h	—	1FC1h	_
1E42h	_	1EC2h	_	1F42h	_	1FC2h	_
1E43h	_	1EC3h	ADACTPPS	1F43h	ANSELB	1FC3h	_
1E44h	_	1EC4h	_	1F44h	WPUB	1FC4h	_
1E45h	_	1EC5h	SSP1CLKPPS	1F45h	ODCONB	1FC5h	_
1E46h	—	1EC6h	SSP1DATPPS	1F46h	SLRCONB	1FC6h	—
1E47h	—	1EC7h	SSP1SSPPS	1F47h	INLVLB	1FC7h	—
1E48h	—	1EC8h	SSP2CLKPPS	1F48h	IOCBP	1FC8h	—
1E49h	—	1EC9h	SSP2DATPPS	1F49h	IOCBN	1FC9h	—
1E4Ah	—	1ECAh	SSP2SSPPS	1F4Ah	IOCBF	1FCAh	—
1E4Bh	—	1ECBh	RXDT1PPS	1F4Bh	—	1FCBh	—
1E4Ch	—	1ECCh	TXCK1PPS	1F4Ch	—	1FCCh	—
1E4Dh	—	1ECDh	RXD2TPPS	1F4Dh	—	1FCDh	—
1E4Eh	—	1ECEh	TXCK2PPS	1F4Eh	ANSELC	1FCEh	—
1E4Fh	_	1ECFh		1F4Fh	WPUC	1FCFh	_
1E50h	ANSELF ⁽²⁾	1ED0h	_	1F50h	ODCONC	1FD0h	—
1E51h	WPUF ⁽²⁾	1ED1h	_	1F51h	SLRCONC	1FD1h	_
1E52h	ODCONF ⁽²⁾	1ED2h	_	1F52h	INLVLC	1FD2h	_
1E53h	SLRCONF ⁽²⁾	1ED3h	_	1F53h	IOCCP	1FD3h	_
1E54h	INLVLF ⁽²⁾	1ED4h	_	1F54h	IOCCN	1FD4h	—
1E55h	—	1ED5h		1F55h	IOCCF	1FD5h	—
1E56h	—	1ED6h	-	1F56h	—	1FD6h	—
1E57h	—	1ED7h	—	1F57h	—	1FD7h	—
1E58h	—	1ED8h	—	1F58h	—	1FD8h	—
1E59h	-	1ED9h	—	1F59h	ANSELD ⁽¹⁾	1FD9h	—
1E5Ah	—	1EDAh		1F5Ah	WPUD ⁽¹⁾	1FDAh	—
1E5Bh	_	1EDBh	—	1F5Bh	ODCOND ⁽¹⁾	1FDBh	—
1E5Ch	_	1EDCh	_	1F5Ch	SLRCOND ⁽¹⁾	1FDCh	_
1E5Dh	—	1EDDh	—	1F5Dh	INLVLD ⁽¹⁾	1FDDh	—
1E5Eh	—	1EDEh	_	1F5Eh	—	1FDEh	—
1E5Fh	_	1EDFh	_	1F5Fh	—	1FDFh	—
1E60h	—	1EE0h	_	1F60h	—	1FE0h	—
1E61h	—	1EE1h	-	1F61h	—	1FE1h	—
1E62h	—	1EE2h	—	1F62h	—	1FE2h	—
1E63h	—	1EE3h	—	1F63h	—	1FE3h	BSR_ICDSHAD
1E64h	—	1EE4h	—	1F64h	ANSELE ⁽¹⁾	1FE4h	STATUS_SHAD
1E65h	—	1EE5h	—	1F65h	WPUE	1FE5h	WREG_SHAD
1E66h	_	1EE6h	_	1F66h	ODCONE ⁽¹⁾	1FE6h	BSR_SHAD
1E67h	—	1EE7h	_	1F67h	SLRCONE ⁽¹⁾	1FE7h	PCLATH_SHAD
1E68h	—	1EE8h		1F68h	INLVLE	1FE8h	FSR0L_SHAD
1E69h	—	1EE9h	—	1F69h	IOCEP	1FE9h	FSR0H_SHAD
1E6Ah	—	1EEAh		1F6Ah	IOCEN	1FEAh	FSR1L_SHAD
1E6Bh	_	1EEBh	_	1F6Bh	IOCEF	1FEBh	FSR1H_SHAD
1E6Ch	—	1EECh	_	1F6Ch	-	1FECh	—
1E6Dh	_	1EEDh	_	1F6Dh	—	1FEDh	STKPTR
1E6Eh	_	1EEEh	_	1F6Eh	—	1FEEh	TOSL
1E6Fh	_	1EEFh	—	1F6Fh	—	1FEFh	TOSH

TABLE 4-9: PIC16(L)F15356/75/76/85/86 MEMORY MAP, BANKS 60, 61, 62, AND 63

Legend:

= Unimplemented data memory locations, read as '0'

Note 1: Present only on PIC16(L)F15375/76/85/86.

2: Present only on PIC16(L)F15385/86

TABLE 4-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

		-					-		-				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR		
Bank 8-10	3ank 8-10												
	CPU CORE REGISTERS; see Table 4-3 for specifics												
x0Ch/ x8Ch Unimplemented x1Fh/ x9Fh													
Legend:	Legend: $x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.$												

Changing the clock post-divider without changing the clock source (e.g., changing Fosc from 1 MHz to 2 MHz) is handled in the same manner as a clock source change, as described previously. The clock source will already be active, so the switch is relatively quick. CSWHOLD must be clear (CSWHOLD = 0) for the switch to complete.

The current COSC and CDIV are indicated in the OSCCON2 register up to the moment when the switch actually occurs, at which time OSCCON2 is updated and ORDY is set. NOSCR is cleared by hardware to indicate that the switch is complete.

9.3.2 PLL INPUT SWITCH

Switching between the PLL and any non-PLL source is managed as described above. The input to the PLL is established when NOSC selects the PLL, and maintained by the COSC setting.

When NOSC and COSC select the PLL with different input sources, the system continues to run using the COSC setting, and the new source is enabled per NOSC. When the new oscillator is ready (and CSWHOLD = 0), system operation is suspended while the PLL input is switched and the PLL acquires lock.

Note: If the PLL fails to lock, the FSCM will trigger.

9.3.3 CLOCK SWITCH AND SLEEP

If OSCCON1 is written with a new value and the device is put to Sleep before the switch completes, the switch will not take place and the device will enter Sleep mode.

When the device wakes from Sleep and the CSWHOLD bit is clear, the device will wake with the 'new' clock active, and the clock switch interrupt flag bit (CSWIF) will be set.

When the device wakes from Sleep and the CSWHOLD bit is set, the device will wake with the 'old' clock active and the new clock will be requested again.



PIC16(L)F15356/75/76/85/86

REGISTER 12-2: WDTCON1: WATCHDOG TIMER CONTROL REGISTER 1

U-0	R/W ⁽³⁾ -q/q ⁽¹⁾	R/W ⁽³⁾ -q/q ⁽¹⁾ R/W ⁽³⁾ -q/q ⁽¹⁾	U-0	R/W ⁽⁴⁾ -q/q ⁽²⁾	R/W ⁽⁴⁾ _q/q ⁽²⁾	R/W ⁽⁴⁾ -q/q ⁽²⁾		
-		WDTCS<2:0>	—		WINDOW<2:0>			
bit 7						bit 0		
Legend:								
R = Readab	le bit	W = Writable bit	U = Unimple	emented bit, read	l as '0'			
u = Bit is unchanged x = Bit is unknown			-n/n = Value	at POR and BO	R/Value at all othe	er Resets		
'1' = Bit is se	et	'0' = Bit is cleared	q = Value depends on condition					

bit 7 Unimplemented: Read as '0'

bit 6-4 WDTCS<2:0>: Watchdog Timer Clock Select bits

111 = Reserved

- •
- •
- 010 = SOSC 32 kHz
- 001 = MFINTOSC 31.25 kHz 000 = LFINTOSC 31 kHz

bit 3 Unimplemented: Read as '0'

bit 2-0 WINDOW<2:0>: Watchdog Timer Window Select bits

WINDOW<2:0>	Window delay Percent of time	Window opening Percent of time
111	N/A	100
110	12.5	87.5
101	25	75
100	37.5	62.5
011	50	50
010	62.5	37.5
001	75	25
000	87.5	12.5

Note 1: If WDTCCS <2:0> in CONFIG3 = 111, the Reset value of WDTCS<2:0> is 000.

2: The Reset value of WINDOW<2:0> is determined by the value of WDTCWS<2:0> in the CONFIG3 register.

3: If WDTCCS<2:0> in CONFIG3 \neq 111, these bits are read-only.

4: If WDTCWS<2:0> in CONFIG3 \neq 111, these bits are read-only.

© 2016 Microchip Technology Inc.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	211
TRISC	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	211
LATC	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	211
ANSELC	ANSC7	ANSC6	ANSC5	ANSC4	ANSC3	ANSC2	ANSC1	ANSC0	212
WPUC	WPUC7	WPUC6	WPUC5	WPUC4	WPUC3	WPUC2	WPUC1	WPUC0	212
ODCONC	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3	ODCC2	ODCC1	ODCC0	213
SLRCONC	SLRC7	SLRC6	SLRC5	SLRC4	SLRC3	SLRC2	SLRC1	SLRC0	213
INLVLC	INLVLC7	INLVLC6	INLVLC5	INLVLC4	INLVLC3	INLVLC2	INLVLC1	INLVLC0	213

TABLE 14-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Legend: – = unimplemented locations read as '0'. Shaded cells are not used by PORTC.

16.0 PERIPHERAL MODULE DISABLE

The PIC16(L)F15356/75/76/85/86 provides the ability to disable selected modules, placing them into the lowest possible Power mode.

For legacy reasons, all modules are ON by default following any Reset.

16.1 Disabling a Module

Disabling a module has the following effects:

- All clock and control inputs to the module are suspended; there are no logic transitions, and the module will not function.
- The module is held in Reset:
 - Writing to SFRs is disabled
 - Reads return 00h

16.2 Enabling a module

When the register bit is cleared, the module is reenabled and will be in its Reset state; SFR data will reflect the POR Reset values.

Depending on the module, it may take up to one full instruction cycle for the module to become active. There should be no interaction with the module (e.g., writing to registers) for at least one instruction after it has been re-enabled.

16.3 Disabling a Module

When a module is disabled, all the associated PPS selection registers (Registers xxxPPS Register 15-1, 15-2, and 15-3), are also disabled.

16.4 System Clock Disable

Setting SYSCMD (PMD0, Register 16-1) disables the system clock (Fosc) distribution network to the peripherals. Not all peripherals make use of SYSCLK, so not all peripherals are affected. Refer to the specific peripheral description to see if it will be affected by this bit.

PIC16(L)F15356/75/76/85/86



27.5.10 LEVEL-TRIGGERED HARDWARE LIMIT ONE-SHOT MODES

The Level-Triggered Hardware Limit One-Shot modes hold the timer in Reset on an external Reset level and start counting when both the ON bit is set and the external signal is not at the Reset level. If one of either the external signal is not in Reset or the ON bit is set then the other signal being set/made active will start the timer. Reset levels are selected as follows:

- Low Reset level (MODE<4:0> = 10110)
- High Reset level (MODE<4:0> = 10111)

When the timer count matches the PRx period count, the timer is reset and the ON bit is cleared. When the ON bit is cleared by either a PRx match or by software control the timer will stay in Reset until both the ON bit is set and the external signal is not at the Reset level.

When Level-Triggered Hardware Limit One-Shot modes are used in conjunction with the CCP PWM operation the PWM drive goes active with either the external signal edge or the setting of the ON bit, whichever of the two starts the timer.

30.9 CWG Steering Mode

In Steering mode (MODE = 00x), the CWG allows any combination of the CWG1x pins to be the modulated signal. The same signal can be simultaneously available on multiple pins, or a fixed-value output can be presented.

When the respective STRx bit of CWG1OCON0 is '0', the corresponding pin is held at the level defined. When the respective STRx bit of CWG1OCON0 is '1', the pin is driven by the input data signal. The user can assign the input data signal to one, two, three, or all four output pins.

The POLx bits of the CWG1CON1 register control the signal polarity only when STRx = 1.

The CWG auto-shutdown operation also applies in Steering modes as described in **Section 30.10** "**Auto-Shutdown**". An auto-shutdown event will only affect pins that have STRx = 1.

30.9.1 STEERING SYNCHRONIZATION

Changing the MODE bits allows for two modes of steering, synchronous and asynchronous.

When MODE = 000, the steering event is asynchronous and will happen at the end of the instruction that writes to STRx (that is, immediately). In this case, the output signal at the output pin may be an incomplete waveform. This can be useful for immediately removing a signal from the pin.

When MODE = 001, the steering update is synchronous and occurs at the beginning of the next rising edge of the input data signal. In this case, steering the output on/off will always produce a complete waveform.

Figure 30-10 and Figure 30-11 illustrate the timing of asynchronous and synchronous steering, respectively.





FIGURE 30-11: EXAMPLE OF STEERING EVENT (MODE<2:0> = 001)



30.13 Register Definitions: CWG Control

Long bit name prefixes for the CWG peripherals are shown in **Section 1.1 "Register and Bit Naming Conventions"**.

REGISTER 30-1: CWG1CON0: CWG1 CONTROL REGISTER 0

R/W-0/0	R/W/HC-0/0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
EN	LD ⁽¹⁾	—	—	—		MODE<2:0>	
bit 7							bit 0

Legend:						
HC = Bit is cleared by hardwa	are	HS = Bit is set by hardware				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets				
'1' = Bit is set	'0' = Bit is cleared	q = Value depends on condition				

bit 7	EN: CWG1 Enable bit
	1 = Module is enabled
	0 = Module is disabled
bit 6	LD: CWG1 Load Buffer bits ⁽¹⁾
	1 = Buffers to be loaded on the next rising/falling event
	0 = Buffers not loaded
bit 5-3	Unimplemented: Read as '0'
bit 2-0	MODE<2:0>: CWG1 Mode bits
	111 = Reserved
	110 = Reserved
	101 = CWG outputs operate in Push-Pull mode
	100 = CWG outputs operate in Half-Bridge mode
	011 = CWG outputs operate in Reverse Full-Bridge mode
	010 = CWG outputs operate in Forward Full-Bridge mode
	001 = CWG outputs operate in Synchronous Steering mode
	000 = CWG outputs operate in Steering mode

Note 1: This bit can only be set after EN = 1 and cannot be set in the same instruction that EN is set.

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG3D4T: (Gate 2 Data 4 T	rue (non-inve	rted) bit			
	1 = CLCIN3	(true) is gated i	nto CLCx Gat	e 2			
hit C	0 = CLCIN3	(true) is not gat	ed Into CLCX	Gale Z			
DILO		(invorted) is ga	tod into CLCx	Gate 2			
	0 = CLCIN3	(inverted) is no	t gated into CLCX	Cx Gate 2			
bit 5	LCxG3D3T:	Sate 2 Data 3 T	rue (non-inve	rted) bit			
	1 = CLCIN2 ((true) is gated i	nto CLCx Gate	e 2			
	0 = CLCIN2	(true) is not gat	ed into CLCx	Gate 2			
bit 4	LCxG3D3N:	Gate 2 Data 3 I	Negated (inver	rted) bit			
	1 = CLCIN2	(inverted) is ga	ted into CLCx	Gate 2			
hit 2	0 = CLCINZ((Inverted) is no		LOX Gale Z			
DIL 3	1 = CLCIN1/C	(true) is gated i	nto CLCx Gat				
	0 = CLCIN1	(true) is not gat	ed into CLCx	Gate 2			
bit 2	LCxG3D2N:	Gate 2 Data 2 I	Negated (inver	rted) bit			
	1 = CLCIN1 ((inverted) is ga	ted into CLCx	Gate 2			
	0 = CLCIN1 ((inverted) is no	t gated into Cl	Cx Gate 2			
bit 1	LCxG3D1T: (Gate 2 Data 1 T	rue (non-inve	rted) bit			
	1 = CLCINO((true) is gated i	nto CLCx Gate	e 2 Cata 2			
h it 0		(true) is not gat					
		(inverted) is as	ted into CLCv	Gate 2			
	0 = CLCINO((inverted) is ga	t gated into CLOX	_Cx Gate 2			
	-	, , ,	5				

REGISTER 31-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER

PIC16(L)F15356/75/76/85/86

FIGURE 32-9:	SPI N	IODE W	/AVEFO	RM (SL	AVE MO	DE WIT	HCKE	= 0)			
ini Sei Carecouzi	• • • •										
80% (0192 = 0 0%E = 0)	· · · · · · · · · · · · · · · · · · ·		- 	· · ·	·		- 				: : : : :
80% {0%8** 1 0%8** 0}			4	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	> 		4		, , , , , , , , , , , , , , , , , , ,		· · · ·
- Worke to SSPARAT Mark	• • • • •	n/	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	: : : : : : : : : : :	c s s s s s s s s s s s s s s s s s s s	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;				
- 51174.) - 5523		45 <u>, 58</u> 5 		, / ~, _ 525 5 e e e gard/////////			 	/~ 			
input Sampie	:	1985 7 - 201	* * * * *		: : : : #:	. //p.	; ; ; ; ;			20 X	:
SSRAIF Interrupt Pag	* · · · · · · · · · · · · · · · · · · ·	:	5 5 9 9	6 6 6 6	2 2 2 3 3	: : : :	s c s s s		> ; > ; < ; &		
- 5582.583 ac - 5583330	• • •		2 2 2 2	5 5 7	s s v	, , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	2 2 2 2) ; ;	، و ه د	Цр. 	
Verite Continue					·····				******		

FIGURE 32-10: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



32.5.3 SLAVE TRANSMISSION

When the R/\overline{W} bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 32.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. In this case, when the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

32.5.3.1 Slave Mode Bus Collision

A slave receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCL1IF bit of the PIR3 register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

32.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 32-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

TABLE 37-8:	INTERNAL OSCILLATOR PARAMETERS ⁽¹⁾

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Sym.	Characteristic	Min.	Тур†	Max.	Units	Conditions
OS50	FHFOSC	Precision Calibrated HFINTOSC Frequency		4 8 12 16 32		MHz	(Note 2)
OS51	FHFOSCLP	Low-Power Optimized HFINTOSC Frequency		1 2	_	MHz MHz	
OS52	FMFOSC	Internal Calibrated MFINTOSC Frequency	_	500		кня	7/~
OS53*	FLFOSC	Internal LFINTOSC Frequency		31	\searrow	kHx	\langle
OS54*	THFOSCST	HFINTOSC Wake-up from Sleep Start-up Time	_	11	20	μs μs	VREGPM = 0 VREGPM = 1
OS56	TLFOSCST	LFINTOSC Wake-up from Sleep Start-up Time	\langle	0.2	X	ms	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: To ensure these oscillator frequency tolerances, Vop and Vss must be capacitively decoupled as close to the device as possible. 0.1 µF and 0.01 µF values in parallel are recommended.

2: See Figure 37-6: Precision Calibrated HPINTOSC Frequency Accuracy Over Device VDD and Temperature.

FIGURE 37-6: PRECISION CALIBRATED HFINTOSC FREQUENCY ACCURACY OVER DEVICE



© 2016 Microchip Technology Inc.

39.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers (MCU) and dsPIC[®] digital signal controllers (DSC) are supported with a full range of software and hardware development tools:

- Integrated Development Environment
 - MPLAB[®] X IDE Software
 - MPLAB® XPRESS IDE Software
- Compilers/Assemblers/Linkers
 - MPLAB XC Compiler
 - MPASM[™] Assembler
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
 - MPLAB X SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers/Programmers
 - MPLAB ICD 3
 - PICkit™ 3
- Device Programmers
- MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits and Starter Kits
- Third-party development tools

39.1 MPLAB X Integrated Development Environment Software

The MPLAB X IDE is a single, unified graphical user interface for Microchip and third-party software, and hardware development tool that runs on Windows[®], Linux and Mac $OS^{®}$ X. Based on the NetBeans IDE, MPLAB X IDE is an entirely new IDE with a host of free software components and plug-ins for high-performance application development and debugging. Moving between tools and upgrading from software simulators to hardware debugging and programming tools is simple with the seamless user interface.

With complete project management, visual call graphs, a configurable watch window and a feature-rich editor that includes code completion and context menus, MPLAB X IDE is flexible and friendly enough for new users. With the ability to support multiple tools on multiple projects with simultaneous debugging, MPLAB X IDE is also suitable for the needs of experienced users.

Feature-Rich Editor:

- Color syntax highlighting
- Smart code completion makes suggestions and provides hints as you type
- Automatic code formatting based on user-defined rules
- · Live parsing

User-Friendly, Customizable Interface:

- Fully customizable interface: toolbars, toolbar buttons, windows, window placement, etc.
- · Call graph window
- Project-Based Workspaces:
- Multiple projects
- Multiple tools
- Multiple configurations
- · Simultaneous debugging sessions

File History and Bug Tracking:

- · Local file history feature
- Built-in support for Bugzilla issue tracker

40.1 Package Marking Information (Continued)



Legend:	XXX V	Customer-specific information							
	YY	Year code (last 2 digits of calendar year)							
	VVVV NNN	Alphanumeric traceability code							
	*	Pb-free JEDEC [®] designator for Matte Tin (Sn)							
	 This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package. 								
Note:	In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.								

44-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1.0 mm Body [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-076C Sheet 1 of 2

48-Lead Plastic Ultra Thin Quad Flat, No Lead Package (MV) – 6x6x0.5 mm Body [UQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS					
Dimension	MIN	NOM	MAX			
Number of Pins	N	48				
Pitch	е	0.40 BSC				
Overall Height	A	0.45	0.50	0.55		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3	0.127 REF				
Overall Width	E	6.00 BSC				
Exposed Pad Width	E2	4.45	4.60	4.75		
Overall Length	D	6.00 BSC				
Exposed Pad Length	D2	4.45	4.60	4.75		
Contact Width	b	0.15	0.20	0.25		
Contact Length	L	0.30	0.40	0.50		
Contact-to-Exposed Pad	K	0.20	-	-		

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-153A Sheet 2 of 2