

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15375t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



© 2016 Microchip Technology Inc.

The HIGH directive will set bit 7 if a label points to a location in the program memory. This applies to the assembly code Example 4-2 shown below.

EXAMPLE 4-2: ACCESSING PROGRAM MEMORY VIA FSR

constants			
RETLW	DATA0	;Index0	data
RETLW	DATA1	;Index1	data
RETLW	DATA2		
RETLW	DATA3		
my_functi	on		
; LO	rs of code		
MOVLW	LOW const	ants	
MOVWF	FSR1L		
MOVLW	HIGH cons	stants	
MOVWF	FSR1H		
MOVIW	0[FSR1]		
; THE PROG	RAM MEMORY	IS IN W	

4.2 Memory Access Partition (MAP)

User Flash is partitioned into:

- Application Block
- Boot Block, and
- Storage Area Flash (SAF) Block

The user can allocate the memory usage by setting the BBEN bit, selecting the size of the partition defined by BBSIZE[2:0] bits and enabling the Storage Area Flash by the SAFEN bit of the Configuration Word (see Register 5-4). Refer to Table 4-2 for the different user Flash memory partitions.

4.2.1 APPLICATION BLOCK

Default settings of the Configuration bits ($\overline{BBEN} = 1$ and $\overline{SAFEN} = 1$) assign all memory in the user Flash area to the Application Block.

4.2.2 BOOT BLOCK

If $\overline{\text{BBEN}} = 1$, the Boot Block is enabled and a specific address range is alloted as the Boot Block based on the value of the BBSIZE bits of Configuration Word (Register 5-4) and the sizes provided in Table 5-1.

4.2.3 STORAGE AREA FLASH

Storage Area Flash (SAF) is enabled by clearing the SAFEN bit of the Configuration Word in Register 5-4. If enabled, the SAF block is placed at the end of memory and spans 128 words. If the Storage Area Flash (SAF) is enabled, the SAF area is not available for program execution.

4.2.4 MEMORY WRITE PROTECTION

All the memory blocks have corresponding write protection fuses WRTAPP, WRTB and WRTC bits in the Configuration Word 4 (Register 5-4). If write-protected locations are written from NVMCON registers, memory is not changed and the WRERR bit defined in Register 12-5 is set as explained in **Section 13.3.8 "WRERR Bit**".

4.2.5 MEMORY VIOLATION

A Memory Execution Violation Reset occurs while executing an instruction that has been fetched from outside a valid execution area, clearing the MEMV bit. Refer to **Section 8.12 "Memory Execution Violation"** for the available valid program execution areas and the PCON1 register definition (Register 8-3) for MEMV bit conditions.

TABLE 4-2: MEMORY ACCESS PARTITION

			Par	tition			
REG	Address	<u>BBEN</u> = 1 SAFEN = 1	BBEN = 1 SAFEN = 0	<u>BBEN</u> = 0 SAFEN = 1	<u>BBEN</u> = 0 SAFEN = 0		
	00 0000h ••• Last Boot Block Memory Address			BOOT BLOCK ⁽⁴⁾	BOOT BLOCK ⁽⁴⁾		
PFM	Last Boot Block Memory Address + 1 ⁽¹⁾ ••• Last Program Memory Address - 80h	APPLICATION BLOCK ⁽⁴⁾	BLOCK ⁽⁴⁾	APPLICATION	APPLICATION BLOCK ⁽⁴⁾		
	Last Program Memory Address - 7Fh ⁽²⁾ ••• Last Program Memory Address		SAF ⁽⁴⁾	BLOCK ⁽⁴⁾	SAF ⁽⁴⁾		
CONF IG	Config Memory Address ⁽³⁾	CONFIG					

Note 1: Last Boot Block Memory Address is based on BBSIZE<2:0> given in Table 5-1.

2: Last Program Memory Address is the Flash size given in Table 4-1.

3: Config Memory Address are the address locations of the Configuration Words given in Table 13-2.

4: Each memory block has a corresponding write protection fuse defined by the WRTAPP, WRTB and WRTC bits in the Configuration Word (Register 5-4).

TABLE 4-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

							,				
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 13											
	CPU CORE REGISTERS; see Table 4-3 for specifics										
68Ch 69Fh	_ Unimplemented										
Legend:	x = unknown, u =	= unchanged, q = dep	ends on conditior	n, - = unimplemer	ted, read as '0',	r = reserved. Sh	aded locations u	inimplemented, r	ead as '0'.		

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 60											
				CPU COF	RE REGISTERS;	see Table 4-3 for	r specifics				
1E0Ch	—		Unimplemented							—	
1E0Dh	—		Unimplemented							—	_
1E0Eh	—				Unimpler	mented				—	—
1E0Fh	CLCDATA	_	—	—	—	MLC4OUT	MLC3OUT	MLC2OUT	MLC1OUT	xxxx	uuuu
1E10h	CLCCON	LC1EN	—	LC1OUT	LC1INTP	LC1INTN		LC1MODE<2:	0>	0-00 0000	0-00 0000
1E11h	CLC1POL	LC1POL	—	—	—	LC1G4POL	LC1G3POL	LC1G2POL	LC1G1POL	0 xxxx	0 uuuu
1E12h	CLC1SEL0	—	—			LC1	D1S<5:0>			xx xxxx	uu uuuu
1E13h	CLC1SEL1	—	—			LC1	D2S<5:0>			xx xxxx	uu uuuu
1E14h	CLC1SEL2	—	—			LC1	03S<5:0>			xx xxxx	uu uuuu
1E15h	CLC1SEL3	_	—			LC1	04S<5:0>			xx xxxx	uu uuuu
1E16h	CLC1GLS0	LC1G1D4T	LC1G4D3N	LC1G1D3T	LC1G1D3N	LC1G1D2T	LC1G1D2N	LC1G1D1T	LC1G1D1N	xxxx xxxx	uuuu uuuu
1E17h	CLC1GLS1	LC1G2D4T	LC1G4D3N	LC1G2D3T	LC1G2D3N	LC1G2D2T	LC1G2D2N	LC1G2D1T	LC1G2D1N	xxxx xxxx	uuuu uuuu
1E18h	CLC1GLS2	LC1G3D4T	LC1G4D3N	LC1G3D3T	LC1G3D3N	LC1G3D2T	LC1G3D2N	LC1G3D1T	LC1G3D1N	xxxx xxxx	uuuu uuuu
1E19h	CLC1GLS3	LC1G4D4T	LC1G4D3N	LC1G4D3T	LC1G4D3N	LC1G4D2T	LC1G4D2N	LC1G4D1T	LC1G4D1N	xxxx xxxx	uuuu uuuu
1E1Ah	CLC2CON	LC2EN	—	LC2OUT	LC2INTP	LC2INTN		LC2MODE<2:	0>	0-00 0000	0-00 0000
1E1Bh	CLC2POL	LC2POL	—	_	_	LC2G4POL	LC2G3POL	LC2G2POL	LC2G1POL	0 xxxx	0 uuuu
1E1Ch	CLC2SEL0	_	—			LC2	D1S<5:0>			xx xxxx	uu uuuu
1E1Dh	CLC2SEL1	_	_			LC2	02S<5:0>			xx xxxx	uu uuuu
1E1Eh	CLC2SEL2	_	_			LC2	03S<5:0>			xx xxxx	uu uuuu
1E1Fh	CLC2SEL3	_	_			LC2	04S<5:0>			xx xxxx	uu uuuu
1E20h	CLC2GLS0	LC2G1D4T	LC2G4D3N	LC2G1D3T	LC2G1D3N	LC2G1D2T	LC2G1D2N	LC2G1D1T	LC2G1D1N	XXXX XXXX	uuuu uuuu
1E21h	CLC2GLS1	LC2G2D4T	LC2G4D3N	LC2G2D3T	LC2G2D3N	LC2G2D2T	LC2G2D2N	LC2G2D1T	LC2G2D1N	xxxx xxxx	uuuu uuuu
1E22h	CLC2GLS2	LC2G3D4T	LC2G4D3N	LC2G3D3T	LC2G3D3N	LC2G3D2T	LC2G3D2N	LC2G3D1T	LC2G3D1N	xxxx xxxx	uuuu uuuu
1E23h	CLC2GLS3	LC2G4D4T	LC2G4D3N	LC2G4D3T	LC2G4D3N	LC2G4D2T	LC2G4D2N	LC2G4D1T	LC2G4D1N	xxxx xxxx	uuuu uuuu
1E24h	CLC3CON	LC3EN		LC3OUT	LC3INTP	LC3INTN		LC3MODE		0-00 0000	0-00 0000
1E25h	CLC3POL	LC3POL				LC3G4POL	LC3G3POL	LC3G2POL	LC3G1POL	0 xxxx	0 uuuu
1E26h	CLC3SEL0	—	_			LC3E	01S<5:0>	•		xx xxxx	uu uuuu
1E27h	CLC3SEL1	_	_			LC3	02S<5:0>			xx xxxx	uu uuuu
1E28h	CLC3SEL2					LC3	03S<5:0>			xx xxxx	uu uuuu
1E29h	CLC3SEL3					LC3	04S<5:0>			xx xxxx	uu uuuu
1E2Ah	CLC3GLS0	LC3G1D4T	LC3G4D3N	LC3G1D3T	LC3G1D3N	LC3G1D2T	LC3G1D2N	LC3G1D1T	LC3G1D1N	xxxx xxxx	uuuu uuuu

TABLE 4-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

					Rev. 10-0000438 7/30/2013
			0x0F		1
			0x0E		-
			0x0D		-
			0x0C		
			0x0B		
			0x0A		
			0x09		This figure shows the stack configuration
			0x08		If a RETURN instruction is executed, the
			0x07		return address will be placed in the
			0x06		decremented to the empty state (0x1F).
			0x05		_
			0x04		-
			0x03		-
			0x02		-
TOCUL		Λ			
RE 4-7:	ACCE	ESSING	THE STA	CK EXAMPLE :	3
RE 4-7:	ACCE	ESSING		CK EXAMPLE	3 8er: 10-00043C 7902013
RE 4-7:	ACCE	ESSING		CK EXAMPLE	3 Rev: 10-000410C 77602013
RE 4-7:	ACCE	ESSING T	0x0F	CK EXAMPLE	3
RE 4-7:	ACCE	ESSING	0x0F 0x0F 0x0E 0x0D		3 Rev. 10-00043C 7/902013
RE 4-7:	ACCE	ESSING T	0x0F 0x0E 0x0D 0x0C	CK EXAMPLE	3 Rev: 10.00004C 7/592013
RE 4-7:	ACCE	ESSING	0x0F 0x0F 0x0E 0x0D 0x0C 0x0D 0x0C 0x0B		3 Rev. 10.000044C 7702013 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on
RE 4-7:	ACCE	ESSING	0x0F 0x0E 0x0E 0x0C 0x0C 0x0B 0x0A	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will research use a the return endereeses inte
RE 4-7:	ACCE	ESSING	0x0F 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09		3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
RE 4-7:	ACCE	ESSING	0x0F 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x0A 0x09 0x08		3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
RE 4-7:	ACCE	ESSING	0x0F 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07		3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
RE 4-7:	ACCE		0x0F 0x0E 0x0D 0x0C 0x0A 0x0A 0x09 0x08 0x07	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack.
RE 4-7:	ACCE		THE STA 0x0F 0x0E 0x0D 0x0C 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. STKPTR = 0x06
RE 4-7:	ACCE		THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. STKPTR = 0x06
RE 4-7:	ACCE		THE STA 0x0F 0x0E 0x0D 0x0C 0x0D 0x0C 0x0A 0x09 0x07 0x06 0x05 0x04 0x03	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. STKPTR = 0x06
RE 4-7:	ACCE		THE STA 0x0F 0x0E 0x0D 0x0C 0x0B 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x03	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. STKPTR = 0x06
RE 4-7:	ACCE		0x0F 0x0E 0x0D 0x0A 0x09 0x08 0x07 0x06 0x05 0x04 0x02 0x01	CK EXAMPLE	3 After seven CALLS or six CALLS and an interrupt, the stack looks like the figure on the left. A series of RETURN instructions will repeatedly place the return addresses into the Program Counter and pop the stack. STKPTR = 0x06

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0
RC2IE	TX2IE	RC1IE	TX1IE	BCL2IE	SSP2IE	BCL1IE	SSP1IE
bit 7		I	I				bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7 RC2IE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 0 = Enables the USART receive interrupt bit 6 TY2IE: USART Transmit Interrupt Enable bit							
bit 5	1 = Enables t 0 = Disables	the USART trai the USART tra	nsmit interrup nsmit interrup	t ot			
DIL D	1 = Enables t 0 = Enables t	the USART rec	errupt Enable eive interrupt eive interrupt	DIL			
bit 4	TX1IE: USAR 1 = Enables t 0 = Disables	T Transmit Inte the USART tra the USART tra	errupt Enable nsmit interrup insmit interrup	bit t ot			
bit 3	BCL2IE: MSS 1 = MSSP bu 0 = MSSP bu	SP2 Bus Collisi Is Collision inte Is Collision inte	on Interrupt E errupt enabled errupt disabled	nable bit I			
bit 2	SSP2IE: Sync 1 = MSSP bu 0 = Disables	chronous Seria is collision Inte the MSSP Inte	l Port (MSSP: rrupt rrupt	2) Interrupt Ena	able bit		
bit 1	 BCL1IE: MSSP1 Bus Collision Interrupt Enable bit 1 = MSSP bus collision interrupt enabled 0 = MSSP bus collision interrupt disabled 						
bit 0	SSP1IE: Synd 1 = Enables t 0 = Disables	chronous Seria the MSSP inter the MSSP inte	I Port (MSSP ⁻ rrupt rrupt	1) Interrupt Ena	able bit		
Noto: Bit			must bo				

REGISTER 10-5: PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3

Note: Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by PIE1-PIE7.

11.4 Register Definitions: Voltage Regulator and DOZE Control

REGISTER 11-1: VREGCON: VOLTAGE REGULATOR CONTROL REGISTER ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0/0	U-0
	—	—	-	—		VREGPM	—
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable I	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkn	own	-n/n = Value a	at POR and BOI	R/Value at all o	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-2 Unimplemented: Read as '0'

bit 1

VREGPM: Voltage Regulator Power Mode Selection bit

- 1 = Low-Power Sleep mode enabled in Sleep⁽²⁾
 - Draws lowest current in Sleep, slower wake-up
- Normal Power mode enabled in Sleep⁽²⁾
 Draws higher current in Sleep, faster wake-up

bit 0 Unimplemented: Read as '1'. Maintain this bit set

Note 1: PIC16F15356/75/76/85/86 only.

2: See Section 37.0 "Electrical Specifications".

12.0 WINDOWED WATCHDOG TIMER (WWDT)

The Watchdog Timer (WDT) is a system timer that generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period. The Watchdog Timer is typically used to recover the system from unexpected events. The Windowed Watchdog Timer (WWDT) differs in that CLRWDT instructions are only accepted when they are performed within a specific window during the time-out period.

The WDT has the following features:

- Selectable clock source
- · Multiple operating modes
 - WDT is always on
 - WDT is off when in Sleep
 - WDT is controlled by software
 - WDT is always off
- Configurable time-out period is from 1 ms to 256 seconds (nominal)
- Configurable window size from 12.5 to 100 percent of the time-out period
- Multiple Reset conditions
- Operation during Sleep

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-1/1	R/W-x/u	R/W-x/u	R/W-x/u	
LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	
bit 7						•	bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
u = Bit is unchanged x = Bit is unknown				-n/n = Value at POR and BOR/Value at all other Resets				

REGISTER 14-3: LATA: PORTA DATA LATCH REGISTER

bit 7-0 LATA<7:0>: RA<7:0> Output Latch Value bits⁽¹⁾

'1' = Bit is set

Note 1: Writes to PORTA are actually written to corresponding LATA register. Reads from PORTA register returns actual I/O pin values.

REGISTER 14-4: ANSELA: PORTA ANALOG SELECT REGISTER

'0' = Bit is cleared

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ANSA7 | ANSA6 | ANSA5 | ANSA4 | ANSA3 | ANSA2 | ANSA1 | ANSA0 |
| bit 7 | | | | | | | bit 0 |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 ANSA<7:0>: Analog Select between Analog or Digital Function on pins RA<7:0>, respectively

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

0 = Digital I/O. Pin is assigned to port or digital special function.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

16.0 PERIPHERAL MODULE DISABLE

The PIC16(L)F15356/75/76/85/86 provides the ability to disable selected modules, placing them into the lowest possible Power mode.

For legacy reasons, all modules are ON by default following any Reset.

16.1 Disabling a Module

Disabling a module has the following effects:

- All clock and control inputs to the module are suspended; there are no logic transitions, and the module will not function.
- The module is held in Reset:
 - Writing to SFRs is disabled
 - Reads return 00h

16.2 Enabling a module

When the register bit is cleared, the module is reenabled and will be in its Reset state; SFR data will reflect the POR Reset values.

Depending on the module, it may take up to one full instruction cycle for the module to become active. There should be no interaction with the module (e.g., writing to registers) for at least one instruction after it has been re-enabled.

16.3 Disabling a Module

When a module is disabled, all the associated PPS selection registers (Registers xxxPPS Register 15-1, 15-2, and 15-3), are also disabled.

16.4 System Clock Disable

Setting SYSCMD (PMD0, Register 16-1) disables the system clock (Fosc) distribution network to the peripherals. Not all peripherals make use of SYSCLK, so not all peripherals are affected. Refer to the specific peripheral description to see if it will be affected by this bit.

20.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 20-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 20-4. **The maximum recommended impedance for analog sources is 10 k** Ω . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

EQUATION 20-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature =
$$50^{\circ}C$$
 and external impedance of $10k\Omega 5.0V$ VDD
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$
 $= TAMP + TC + TCOFF$
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$

The value for TC can be approximated with the following equations:

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-Tc}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) \qquad ;combining [1] and [2]$$

Note: Where n = number of bits of the ADC.

Solving for TC:

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$

= $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$
= $1.37\mu s$

Therefore:

$$TACQ = 2\mu s + 1.37 + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$

= 4.62\mu s

Note 1: The VAPPLIED has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k Ω . This is required to meet the pin leakage specification.

© 2016 Microchip Technology Inc.

28.2.1 CCPX PIN CONFIGURATION

The software must configure the CCPx pin as an output by clearing the associated TRIS bit and defining the appropriate output pin through the RxyPPS registers. See **Section 15.0 "Peripheral Pin Select (PPS) Module"** for more details.

The CCP output can also be used as an input for other peripherals.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the PORT I/O data latch.

28.2.2 TIMER1 MODE RESOURCE

In Compare mode, Timer1 must be running in either Timer mode or Synchronized Counter mode. The compare operation may not work in Asynchronous Counter mode.

See Section 26.0 "Timer1 Module with Gate Control" for more information on configuring Timer1.

Note: Clocking Timer1 from the system clock (Fosc) should not be used in Compare mode. In order for Compare mode to recognize the trigger event on the CCPx pin, TImer1 must be clocked from the instruction clock (Fosc/4) or from an external clock source.

28.2.3 AUTO-CONVERSION TRIGGER

All CCPx modes set the CCP interrupt flag (CCPxIF). When this flag is set and a match occurs, an Auto-conversion Trigger can take place if the CCP module is selected as the conversion trigger source.

Refer to **Section 20.2.5 "Auto-Conversion Trigger"** for more information.

Note:	Removing the match condition by
	changing the contents of the CCPRxH
	and CCPRxL register pair, between the
	clock edge that generates the
	Auto-conversion Trigger and the clock
	edge that generates the Timer1 Reset, will
	preclude the Reset from occurring

28.2.4 COMPARE DURING SLEEP

Since Fosc is shut down during Sleep mode, the Compare mode will not function properly during Sleep, unless the timer is running. The device will wake on interrupt (if enabled).

28.3 PWM Overview

Pulse-Width Modulation (PWM) is a scheme that provides power to a load by switching quickly between fully on and fully off states. The PWM signal resembles a square wave where the high portion of the signal is considered the on state and the low portion of the signal is considered the off state. The high portion, also known as the pulse width, can vary in time and is defined in steps. A larger number of steps applied, which lengthens the pulse width, also supplies more power to the load. Lowering the number of steps applied, which shortens the pulse width, supplies less power. The PWM period is defined as the duration of one complete cycle or the total amount of on and off time combined.

PWM resolution defines the maximum number of steps that can be present in a single PWM period. A higher resolution allows for more precise control of the pulse width time and in turn the power that is applied to the load.

The term duty cycle describes the proportion of the on time to the off time and is expressed in percentages, where 0% is fully off and 100% is fully on. A lower duty cycle corresponds to less power applied and a higher duty cycle corresponds to more power applied.

Figure 28-3 shows a typical waveform of the PWM signal.

28.3.1 STANDARD PWM OPERATION

The standard PWM mode generates a Pulse-Width Modulation (PWM) signal on the CCPx pin with up to ten bits of resolution. The period, duty cycle, and resolution are controlled by the following registers:

- · PR2 registers
- T2CON registers
- CCPRxL registers
- CCPxCON registers

Figure 28-4 shows a simplified block diagram of PWM operation.

Note: The corresponding TRIS bit must be cleared to enable the PWM output on the CCPx pin.

FIGURE 28-3: CC











32.4.9 ACKNOWLEDGE SEQUENCE

The 9th SCL pulse for any transferred byte in I^2C is dedicated as an Acknowledge. It allows receiving devices to respond back to the transmitter by pulling the SDA line low. The transmitter must release control of the line during this time to shift in the response. The Acknowledge (ACK) is an active-low signal, pulling the SDA line low indicates to the transmitter that the device has received the transmitted data and is ready to receive more.

The result of an $\overline{\text{ACK}}$ is placed in the ACKSTAT bit of the SSPxCON2 register.

Slave software, when the AHEN and DHEN bits are set, allow the user to set the \overline{ACK} value sent back to the transmitter. The ACKDT bit of the SSPxCON2 register is set/cleared to determine the response.

There are certain conditions where an ACK will not be sent by the slave. If the BF bit of the SSPxSTAT register or the SSPOV bit of the SSPxCON1 register are set when a byte is received.

When the module is addressed, after the eighth falling edge of SCL on the bus, the ACKTIM bit of the SSPxCON3 register is set. The ACKTIM bit indicates the acknowledge time of the active bus. The ACKTIM Status bit is only active when the AHEN bit or DHEN bit is enabled.

32.5.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register, and an ACK pulse is sent by the slave on the ninth bit.

Following the ACK, slave hardware clears the CKP bit and the SCL pin is held low (see **Section 32.5.6** "**Clock Stretching**" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data.

The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then the SCL pin should be released by setting the CKP bit of the SSPxCON1 register. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time.

The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. This \overline{ACK} value is copied to the ACKSTAT bit of the SSPxCON2 register. If ACKSTAT is set (not \overline{ACK}), then the data transfer is complete. In this case, when the not \overline{ACK} is latched by the slave, the slave goes idle and waits for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, the SCL pin must be released by setting bit CKP.

An MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared by software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.

32.5.3.1 Slave Mode Bus Collision

A slave receives a read request and begins shifting data out on the SDA line. If a bus collision is detected and the SBCDE bit of the SSPxCON3 register is set, the BCL1IF bit of the PIR3 register is set. Once a bus collision is detected, the slave goes idle and waits to be addressed again. User software can use the BCL1IF bit to handle a slave bus collision.

32.5.3.2 7-bit Transmission

A master device can transmit a read request to a slave, and then clock data out of the slave. The list below outlines what software for a slave will need to do to accomplish a standard transmission. Figure 32-18 can be used as a reference to this list.

- 1. Master sends a Start condition on SDA and SCL.
- 2. S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- Matching address with R/W bit set is received by the Slave setting SSPxIF bit.
- 4. Slave hardware generates an ACK and sets SSPxIF.
- 5. SSPxIF bit is cleared by user.
- 6. Software reads the received address from SSPxBUF, clearing BF.
- 7. R/\overline{W} is set so CKP was automatically cleared after the ACK.
- 8. The slave software loads the transmit data into SSPxBUF.
- 9. CKP bit is set releasing SCL, allowing the master to clock the data out of the slave.
- 10. SSPxIF is set after the ACK response from the master is loaded into the ACKSTAT register.
- 11. SSPxIF bit is cleared.
- 12. The slave software checks the ACKSTAT bit to see if the master wants to clock out more data.
 - Note 1: If the master ACKs the clock will be stretched.
 - ACKSTAT is the only bit updated on the rising edge of SCL (9th) rather than the falling.
- 13. Steps 9-13 are repeated for each transmitted byte.
- 14. If the master sends a not ACK; the clock is not held, but SSPxIF is still set.
- 15. The master sends a Restart condition or a Stop.
- 16. The slave is no longer addressed.

33.1.1.5 TSR Status

The TRMT bit of the TXxSTA register indicates the status of the TSR register. This is a read-only bit. The TRMT bit is set when the TSR register is empty and is cleared when a character is transferred to the TSR register from the TXxREG. The TRMT bit remains clear until all bits have been shifted out of the TSR register. No interrupt logic is tied to this bit, so the user has to poll this bit to determine the TSR status.

Note:	The TSR register is not mapped in data				
	memory, so it is not available to the user.				

33.1.1.6 Transmitting 9-Bit Characters

The EUSART supports 9-bit character transmissions. When the TX9 bit of the TXxSTA register is set, the EUSART will shift nine bits out for each character transmitted. The TX9D bit of the TXxSTA register is the ninth, and Most Significant data bit. When transmitting 9-bit data, the TX9D data bit must be written before writing the eight Least Significant bits into the TXxREG. All nine bits of data will be transferred to the TSR shift register immediately after the TXxREG is written.

A special 9-bit Address mode is available for use with multiple receivers. See **Section 33.1.2.7** "Address **Detection**" for more information on the Address mode.

33.1.1.7 Asynchronous Transmission Set-up:

- Initialize the SPxBRGH, SPxBRGL register pair and the BRGH and BRG16 bits to achieve the desired baud rate (see Section 33.3 "EUSART Baud Rate Generator (BRG)").
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If 9-bit transmission is desired, set the TX9 control bit. A set ninth data bit will indicate that the eight Least Significant data bits are an address when the receiver is set for address detection.
- 4. Set SCKP bit if inverted transmit is desired.
- 5. Enable the transmission by setting the TXEN control bit. This will cause the TXxIF interrupt bit to be set.
- If interrupts are desired, set the TXxIE interrupt enable bit of the PIE3 register. An interrupt will occur immediately provided that the GIE and PEIE bits of the INTCON register are also set.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded into the TX9D data bit.
- 8. Load 8-bit data into the TXxREG register. This will start the transmission.



FIGURE 33-3: ASYNCHRONOUS TRANSMISSION

33.4.2 SYNCHRONOUS SLAVE MODE

The following bits are used to configure the EUSART for synchronous slave operation:

- SYNC = 1
- CSRC = 0
- SREN = 0 (for transmit); SREN = 1 (for receive)
- CREN = 0 (for transmit); CREN = 1 (for receive)
- SPEN = 1

Setting the SYNC bit of the TXxSTA register configures the device for synchronous operation. Clearing the CSRC bit of the TXxSTA register configures the device as a slave. Clearing the SREN and CREN bits of the RCxSTA register ensures that the device is in the Transmit mode, otherwise the device will be configured to receive. Setting the SPEN bit of the RCxSTA register enables the EUSART.

33.4.2.1 EUSART Synchronous Slave Transmit

The operation of the Synchronous Master and Slave modes are identical (see **Section 33.4.1.3 "Synchronous Master Transmission")**, except in the case of the Sleep mode.

If two words are written to the TXxREG and then the SLEEP instruction is executed, the following will occur:

- 1. The first character will immediately transfer to the TSR register and transmit.
- 2. The second word will remain in the TXxREG register.
- 3. The TXxIF bit will not be set.
- After the first character has been shifted out of TSR, the TXxREG register will transfer the second character to the TSR and the TXxIF bit will now be set.
- 5. If the PEIE and TXxIE bits are set, the interrupt will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will call the Interrupt Service Routine.
- 33.4.2.2 Synchronous Slave Transmission Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for the CK pin (if applicable).
- 3. Clear the CREN and SREN bits.
- 4. If interrupts are desired, set the TXxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 5. If 9-bit transmission is desired, set the TX9 bit.
- 6. Enable transmission by setting the TXEN bit.
- 7. If 9-bit transmission is selected, insert the Most Significant bit into the TX9D bit.
- 8. Start transmission by writing the Least Significant eight bits to the TXxREG register.

MOVIW	Move INDFn to W				
Syntax:	[<i>label</i>] MOVIW ++FSRn [<i>label</i>] MOVIWFSRn [<i>label</i>] MOVIW FSRn++ [<i>label</i>] MOVIW FSRn [<i>label</i>] MOVIW k[FSRn]				
Operands:	n ∈ [0,1] mm ∈ [00,01, 10, 11] -32 ≤ k ≤ 31				
Operation:	$\begin{split} &\text{INDFn} \rightarrow W \\ &\text{Effective address is determined by} \\ &\text{FSR + 1 (preincrement)} \\ &\text{FSR - 1 (predecrement)} \\ &\text{FSR + k (relative offset)} \\ &\text{After the Move, the FSR value will be either:} \\ &\text{FSR + 1 (all increments)} \\ &\text{FSR - 1 (all decrements)} \\ &\text{Unchanged} \end{split}$				
Status Affected:	Z				

Mode	Syntax	mm	
Preincrement	++FSRn	00	
Predecrement	FSRn	01	
Postincrement	FSRn++	10	
Postdecrement	FSRn	11	

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

Note: The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h -FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

MOVLB Move literal to BSR

Syntax:	[<i>label</i>] MOVLB k		
Operands:	$0 \le k \le$		
Operation:	$k \rightarrow BSR$		
Status Affected:	None		
Description:	The 6-bit literal 'k' is loaded into the Bank Select Register (BSR).		

MOVLP	Move literal to PCLATH		
Syntax:	[<i>label</i>]MOVLP k		
Operands:	$0 \le k \le 127$		
Operation:	$k \rightarrow PCLATH$		
Status Affected:	None		
Description:	The 7-bit literal 'k' is loaded into the PCLATH register.		
MOVLW	Move literal to W		
Syntax:	[<i>label</i>] MOVLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$k \rightarrow (W)$		
Status Affected:	None		
Description:	The 8-bit literal 'k' is loaded into W reg- ister. The "don't cares" will assemble as '0's.		
Words:	1		
Cycles:	1		
Example:	MOVLW 0x5A		
	After Instruction W = 0x5A		
MOVWF	Move W to f		
Syntax:	[<i>label</i>] MOVWF f		
Operands:	$0 \leq f \leq 127$		
Operation:	$(W) \rightarrow (f)$		
Status Affected:	None		
Description:	Move data from W register to register 'f'.		
Words:	1		
Cycles:	1		
Example:	MOVWF LATA		
	Before Instruction LATA = 0xFF W = 0x4F After Instruction		
	LATA = 0x4F W = 0x4F		

37.3 **DC** Characteristics

01.0							\wedge
TABLE	37-1:	SUPPLY VOLTAGE					
PIC16LF15356/75/76/85/86		Standard Operating Conditions (unless otherwise stated)					
PIC16F15356/75/76/85/86							
Param. No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions
Supply '	Voltage						
D002	Vdd		1.8	—	3.6	V	Fosc ≧√6 MHz
			2.5	—	3.6	\mathcal{A}	Fosc > 16 MH≱
D002	Vdd		2.3	—	5.5	\sqrt{v}	Fosc ≤ 16 MHz
			2.5	—	5.5	y \	Føsç≥16∕MHz
RAM Da	ita Reten	tion ⁽¹⁾			\wedge	\backslash	* /
D003	Vdr		1.5	_	$\langle - \rangle$	V \	Device in Sleep mode
D003	Vdr		1.7	-~		X	Device in Sleep mode
Power-on Reset Release Voltage ⁽²⁾							
D004	VPOR			/1,6		V	BOR or LPBOR disabled ⁽³⁾
D004	VPOR			1.6	\sum	> V	BOR or LPBOR disabled ⁽³⁾
Power-on Reset Rearm Voltage ⁽²⁾							
D005	VPORR		$\neq /$	0.8	\searrow	V	BOR or LPBOR disabled ⁽³⁾
D005	VPORR		<u> </u>	1,5	> —	V	BOR or LPBOR disabled ⁽³⁾
VDD Rise Rate to ensure internal Power-on Reset signal ⁽²⁾							
D006	SVDD	\land	0.05	\searrow		V/ms	BOR or LPBOR disabled ⁽³⁾
D006	SVDD		0.05	> _		V/ms	BOR or LPBOR disabled ⁽³⁾

† Data in "Typ." column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

- 2: See Figure 37-3, POR and POR REARM with Slow Rising VDD.
- 3: See Table 37-11 for BQR and LPBOR trip point information. = F device

4:

37.4 AC Characteristics

