

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	2.3V ~ 5.5V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	40-UFQFN Exposed Pad
Supplier Device Package	40-UQFN (5x5)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f15376t-i-mv

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Name	Function	Input Type	Output Type	Description
OUT <sup>(2)</sup>	C1OUT	—	CMOS/OD	Comparator 1 output.
	C2OUT	_	CMOS/OD	Comparator 2 output.
	NCO10UT	_	CMOS/OD	Numerically Controller Oscillator output.
	TMR0	_	CMOS/OD	Timer0 output.
	CCP1	_	CMOS/OD	Capture/Compare/PWM1 output (compare/PWM functions).
	CCP2	—	CMOS/OD	Capture/Compare/PWM2 output (compare/PWM functions).
	PWM3OUT	—	CMOS/OD	PWM3 output.
	PWM4OUT	_	CMOS/OD	PWM4 output.
	PWM5OUT	—	CMOS/OD	PWM5 output.
	CWG1A	—	CMOS/OD	Complementary Waveform Generator 1 output A.
	CWG1B	—	CMOS/OD	Complementary Waveform Generator 1 output B.
	CWG1C	—	CMOS/OD	Complementary Waveform Generator 1 output C.
	CWG1D	—	CMOS/OD	Complementary Waveform Generator 1 output D.
	CWG2A	—	CMOS/OD	Complementary Waveform Generator 2 output A.
	CWG2B	—	CMOS/OD	Complementary Waveform Generator 2 output B.
	CWG2C	—	CMOS/OD	Complementary Waveform Generator 2 output C.
	CWG2D	—	CMOS/OD	Complementary Waveform Generator 2 output D.
	SDO1	—	CMOS/OD	MSSP1 SPI serial data output.
	SDO2	—	CMOS/OD	MSSP2 SPI serial data output.
	SCL1 <sup>(3,4)</sup>	—	CMOS/OD	MSSP1 SPI serial clock output.
	SCL2 <sup>(3,4)</sup>	—	CMOS/OD	MSSP2 SPI serial clock output.
	SDA1 <sup>(3,4)</sup>	—	CMOS/OD	MSSP1 I <sup>2</sup> C serial data input/output.
	SDA2 <sup>(3,4)</sup>	—	CMOS/OD	MSSP2 I <sup>2</sup> C serial data input/output.
	DT <sup>(3)</sup>	—	CMOS/OD	EUSART Synchronous mode data output.
	CK1	—	CMOS/OD	EUSART1 Synchronous mode clock output.
	CK2	—	CMOS/OD	EUSART2 Synchronous mode clock output.
	TX1	—	CMOS/OD	EUSART1 Asynchronous mode transmitter data output.
	TX2	—	CMOS/OD	EUSART2 Asynchronous mode transmitter data output.
	CLC1OUT	—	CMOS/OD	Configurable Logic Cell 1 output.
	CLC2OUT	—	CMOS/OD	Configurable Logic Cell 2 output.
	CLC3OUT	—	CMOS/OD	Configurable Logic Cell 3 output.
	CLC4OUT	—	CMOS/OD	Configurable Logic Cell 4 output.
	CLKR	_	CMOS/OD	Clock Reference module output.
Legend: AN = Analog input or outp	ut CMOS =		nnatible input or	output OD = Open-Drain

#### **TABLE 1-3**: PIC16(L)F15375/76 PINOUT DESCRIPTION (CONTINUED)

**Legend:** AN = Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

HV = High Voltage

Note

= Crystal levels XTAL This is a PPS remappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins. Refer to Table 15-4 for details on which PORT pins may be used for this signal.
 All output signals shown in this row are PPS remappable. These signals may be mapped to output onto one of several PORTx pin options

as described in Table 15-5, Table 15-6 and Table 15-6.

I<sup>2</sup>C

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

These pins are configured for I<sup>2</sup>C logic levels. The SCLx/SDAx signals may be assigned to any of the RB1/RB2/RC3/RC4 pins. PPS 4: assignments to the other pins (e.g., RA5) will operate, but input logic levels will be standard TTL/ST, as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBus input buffer thresholds.

= Schmitt Trigger input with I<sup>2</sup>C

IABLE 4	E 4-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR
Bank 6	6										
	CPU CORE REGISTERS; see Table 4-3 for specifics										
30Ch	CCPR1L	Capture/Compare/PV	VM Register 1 (LS	SB)						xxxx xxxx	uuuu uuuu
30Dh	CCPR1H	Capture/Compare/PV	VM Register 1 (M	SB)						XXXX XXXX	uuuu uuuu
30Eh	CCP1CON	EN	—	OUT	FMT		МО	DE<3:0>		0-00 0000	0-00 0000
30Fh	CCP1CAP	—	—	—	—	—		CTS<2:0>		000	000
310h	CCPR2L Capture/Compare/PWM Register 2 (LSB) xxxx xxxx								uuuu uuuu		
311h	CCPR2H Capture/Compare/PWM Register 2 (MSB)								xxxx xxxx	uuuu uuuu	
312h	CCP2CON	EN	—	OUT	FMT		МО	DE<3:0>		0-00 0000	0-00 0000
313h	CCP2CAP	—	—	—	—	—		CTS<2:0>		000	000
314h	PWM3DCL	DC<1:	0>	—	—	—	—	—	—	xx	uu
315h	PWM3DCH				DC<9	9:0>				xxxx xxxx	uuuu uuuu
316h	PWM3CON	EN	_	OUT	POL		_	_	—	0-00	0-00
317h	—				Unimple	mented				—	—
318h	PWM4DCL	DC<1:	0>	—	—	—	—	—	—	xx	uu
319h	PWM4DCH				DC<9	9:0>				xxxx xxxx	uuuu uuuu
31Ah	PWM4CON	EN	—	OUT	POL	—	—	—	—	0-00	0-00
31Bh	—				Unimple	mented				—	—
31Ch	PWM5DCL	DC<1:	0>	_	—	—	—	—	_	xx	uu
31Dh	PWM5DCH		•	•	DC<9	9:0>	•			xxxx xxxx	uuuu uuuu
31Eh	PWM5CON	EN	_	OUT	POL	_		-	—	0-00	0-00
31Fh	<u> </u>				Unimple	mented				—	_

#### 

x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'. Legend:

#### 4.6.2 LINEAR DATA MEMORY

The linear data memory is the region from FSR address 0x2000 to FSR address 0X2FEF. This region is a virtual region that points back to the 80-byte blocks of GPR memory in all the banks. Refer to Figure 4-12 for the Linear Data Memory Map.

Note: The address range 0x2000 to 0x2FF0 represents the complete addressable Linear Data Memory up to Bank 50. The actual implemented Linear Data Memory will differ from one device to the other in a family. Confirm the memory limits on every device.

Unimplemented memory reads as  $0 \ge 00$ . Use of the linear data memory region allows buffers to be larger than 80 bytes because incrementing the FSR beyond one bank will go directly to the GPR memory of the next bank.

The 16 bytes of common memory are not included in the linear data memory region.



#### FIGURE 4-12: LINEAR DATA MEMORY MAP

#### 4.6.3 PROGRAM FLASH MEMORY

To make constant data access easier, the entire Program Flash Memory is mapped to the upper half of the FSR address space. When the MSB of FSRnH is set, the lower 15 bits are the address in program memory which will be accessed through INDF. Only the lower eight bits of each memory location is accessible via INDF. Writing to the Program Flash Memory cannot be accomplished via the FSR/INDF interface. All instructions that access Program Flash Memory via the FSR/INDF interface will require one additional instruction cycle to complete.

#### FIGURE 4-13: PROGRAM FLASH MEMORY MAP



REGISTER	5-4: CO	4: CONFIGURATION WORD 4: MEMORY									
		R/W-1	U-1	R/W-1	U-1	R/W-1	R/W-1				
		LVP		WRTSAF <sup>(1)</sup>	_	WRTC <sup>(1)</sup>	WRTB <sup>(1)</sup>				
		bit 13	12	11	10	9	bit 8				
R/W-1	U-1	U-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
WRTAPP <sup>(1)</sup>	—	—	SAFEN <sup>(1)</sup>	BBEN <sup>(1)</sup>	BBSIZE2	BBSIZE1	BBSIZE0				
bit 7	6	5	4	3	2	1	bit 0				
Legena:				5							
R = Readable	e bit	P = Programn	hable bit	x = Bit is unki	nown	U = Unimplem read as '1'	iented bit,				
'0' = Bit is cle	ared	'1' = Bit is set		W = Writable	bit	n = Value whe after Bulk Eras	en blank or se				
bit 13	LVP: Low	Voltage Programm	ing Enable bit		upotion in MCL		iquration bit io				
		ed	ing enabled. M	ICLR/VPP pin it		.R. MCLRE COM	Iguration bit is				
	0 = HV or	n MCLR/VPP must	be used for p	rogramming.							
	The LVP b	it cannot be writte	n (to zero) whi	le operating fro	m the LVP pro	ogramming interf	ace. The				
	purpose of	this rule is to prev	ent the user fro	om dropping ou	it of LVP mode	while programm	ning from LVP				
	mode, or a	ccidentally elimina	ating LVP mod	e from the conf	iguration state						
1.1.10	The precor	nditioned (erased)	state for this t	oit is critical.							
Dit 12	Unimplem	ented: Read as									
DIT 11	WRISAF:	Storage Area Flas	sn vvrite Prote	ction bit							
	1 = SAFr	NOT write-protecte	ed								
	Unimpleme	ented, if SAF is no	t supported in	the device fam	ilv and only ar	policable if SAFE	$\overline{\mathbf{N}} = 0$				
bit 10	Unimplem	ented: Read as '1									
bit 9	WRTC: Co	onfiguration Regist	er Write Prote	ction bit							
	1 = Confi	quration Register	NOT write-pro	tected							
	0 = Confi	guration Register	write-protected	t							
bit 8	WRTB: Bo	ot Block Write Pro	tection bit								
	1 = Boot	Block NOT write-p	protected								
	0 = Boot	Block write-protec	ted								
	Only applic	cable if BBEN = 0.									
bit 7	WRTAPP:	Application Block	Write Protection	on bit							
	1 = Appli0 = Appli	cation Block NOT	write-protected	u							
bit 6-5	Unimplem	ented: Read as '1	,								
bit 4	SAFEN: SA	AF Enable bit	-								
Sit 1	1 = SAF (	disabled									
	<u>0 = SAF</u> e	enabled									
bit 3	BBEN: Bo	ot Block Enable bi	t								
	1 = Boot	Block disabled									
	0 = Boot	Block enabled	<b></b>								
bit 2-0	BBSIZE[2:	US BOOT Block Size	Selection bits								
	BBSIZE IS	can only be writte	en while RRFN	= 1: after BBF	$\overline{N} = 0.BBSI7$	is write-protected	d.				
	22012 010	sent only bo willio					~.				

**Note 1:** Bits are implemented as sticky bits. Once protection is enabled, it can only be reset through a Bulk Erase.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	U-0	U-0	U-0	R/W-0/0
CLC4IE	CLC3IE	CLC2IE	CLC1IE	—	—	—	TMR1GIE
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	other Resets
'1' = Bit is s	et	'0' = Bit is clea	ared	HS = Hardwa	are set		
bit 7	<b>CLC4IE:</b> CLC 1 = CLC4 in 0 = CLC4 in	4 Interrupt Ena terrupt enabled terrupt disable	able bit 1 d				
bit 6	<b>CLC3IE:</b> CLC 1 = CLC3 in 0 = CLC3 in	3 Interrupt Ena terrupt enabled terrupt disable	able bit d d				
bit 5	CLC2IE: CLC 1 = CLC2 in 0 = CLC2 in	2 Interrupt Ena terrupt enabled terrupt disable	able bit d d				
bit 4	<b>CLC1IE:</b> CLC 1 = CLC1 in 0 = CLC1 in	1 Interrupt Ena terrupt enabled terrupt disable	able bit d d				
bit 3-1	Unimplemen	ted: Read as '	0'				
bit 0 TMR1GIE: Timer1 Gate Interrupt Enable bit 1 = Enables the Timer1 gate acquisition interrupt 0 = Disables the Timer1 gate acquisition interrupt							
Note: E	<b>Note:</b> Bit PEIE of the INTCON register must be set to enable any peripheral interrupt controlled by registers PIE1-PIE7.						

#### REGISTER 10-7: PIE5: PERIPHERAL INTERRUPT ENABLE REGISTER 5



© 2016 Microchip Technology Inc.

REGISTER 14-15:	<b>SLRCONB: PORTB</b>	SLEW RATE CONTRO	L REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| SLRB7   | SLRB6   | SLRB5   | SLRB4   | SLRB3   | SLRB2   | SLRB1   | SLRB0   |
| bit 7   |         |         |         |         |         |         | bit 0   |
|         |         |         |         |         |         |         |         |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **SLRB<7:0>:** PORTB Slew Rate Enable bits For RB<7:0> pins, respectively 1 = Port pin slew rate is limited

0 = Port pin slews at maximum rate

#### REGISTER 14-16: INLVLB: PORTB INPUT LEVEL CONTROL REGISTER

| R/W-1/1 |
|---------|---------|---------|---------|---------|---------|---------|---------|
| INLVLB7 | INLVLB6 | INLVLB5 | INLVLB4 | INLVLB3 | INLVLB2 | INLVLB1 | INLVLB0 |
| bit 7   |         |         |         |         |         |         | bit 0   |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 INLVLB<7:0>: PORTB Input Level Select bits For RB<7:0> pins, respectively

 $\ensuremath{\mathtt{1}}$  = ST input used for PORT reads and interrupt-on-change

0 = TTL input used for PORT reads and interrupt-on-change

#### TABLE 14-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	206
TRISB	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	206
LATB	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	207
ANSELB	ANSB7	ANSB6	ANSB5	ANSB4	ANSB3	ANSB2	ANSB1	ANSB0	207
WPUB	WPUB7	WPUB6	WPUB5	WPUB4	WPUB3	WPUB2	WPUB1	WPUB0	208
ODCONB	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	208
SLRCONB	SLRB7	SLRB6	SLRB5	SLRB4	SLRB3	SLRB2	SLRB1	SLRB0	209
INLVLB	INLVLB7	INLVLB6	INLVLB5	INLVLB4	INLVLB3	INLVLB2	INLVLB1	INLVLB0	209

**Legend:** x = unknown, u = unchanged, – = unimplemented locations read as '0'. Shaded cells are not used by PORTB.

© 2016 Microchip Technology Inc.

# 15.0 PERIPHERAL PIN SELECT (PPS) MODULE

The Peripheral Pin Select (PPS) module connects peripheral inputs and outputs to the device I/O pins. Only digital signals are included in the selections.

All analog inputs and outputs remain fixed to their assigned pins. Input and output selections are independent as shown in the simplified block diagram Figure 15-1.

#### FIGURE 15-1: SIMPLIFIED PPS BLOCK DIAGRAM



### 15.1 PPS Inputs

Each peripheral has a PPS register with which the inputs to the peripheral are selected. Inputs include the device pins.

Although every peripheral has its own PPS input selection register, the selections are identical for every peripheral as shown in Register 15-1.

**Note:** The notation "xxx" in the register name is a place holder for the peripheral identifier. For example, CLC1PPS.

### 15.2 PPS Outputs

Each I/O pin has a PPS register with which the pin output source is selected. With few exceptions, the port TRIS control associated with that pin retains control over the pin output driver. Peripherals that control the pin output driver as part of the peripheral operation will override the TRIS control as needed. These peripherals are (See Section 15.3 "Bidirectional Pins"):

- EUSART (synchronous operation)
- MSSP (I<sup>2</sup>C)

Although every pin has its own PPS peripheral selection register, the selections are identical for every pin as shown in Register 15-2.

**Note:** The notation "Rxy" is a place holder for the pin port and bit identifiers. For example, x and y for PORTA bit 0 would be A and 0, respectively, resulting in the pin PPS output selection register RA0PPS.

### 19.4 Minimum Operating VDD

When the temperature circuit is operated in Low range, the device may be operated at any operating voltage that is within specifications. When the temperature circuit is operated in High range, the device operating voltage, VDD, must be high enough to ensure that the temperature circuit is correctly biased.

Table 19-1 shows the recommended minimum  $V \mbox{\scriptsize DD}$  vs. Range setting.

TABLE 19-1: RECOMMENDED VDD vs. RANGE

Min.VDD, TSRNG = 1	Min. VDD, TSRNG = 0
(High Range)	(Low Range)
≥ 2.5	≥ 1.8

### 19.5 Temperature Indicator Range

The temperature indicator circuit operates in either High or Low range. The High range, selected by setting the TSRNG bit of the FVRCON register, provides a wider output voltage. This provides more resolution over the temperature range. High range requires a higher-bias voltage to operate and thus, a higher VDD is needed. The Low range is selected by clearing the TSRNG bit of the FVRCON register. The Low range generates a lower sensor voltage and thus, a lower VDD voltage is needed to operate the circuit.

The output voltage of the sensor is the highest value at  $-40^{\circ}$ C and the lowest value at  $+125^{\circ}$ C.

- **High Range:** The High range is used in applications with the reference for the ADC, VREF = 2.048V. This range may not be suitable for battery-powered applications.
- Low Range: This mode is useful in applications in which the VDD is too low for high-range operation.

The VDD in this mode can be as low as 1.8V. VDD must, however, be at least 0.5V higher than the maximum sensor voltage depending on the expected low operating temperature.

## **19.6 DIA Information**

DIA data provide ADC reading at one operating temperature. DIA data is taken during factory testing and stored within the device. The 90°C reading alone allows single-point calibration as described in Section 19.2.1, Calibration, by solving Equation 19-1 for TOFFSET.

Note:	Note that the lower temperature range
	(e.g., -40°C) will suffer in accuracy
	because temperature conversion must
	extrapolate below the reference points,
	amplifying any measurement errors.

Refer to **Section 6.0** "**Device Information Area**" for more information on the data stored in the DIA and how to access them.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
FVRCON	FVREN	FVRRDY	TSEN	TSRNG	CDFV	R<1:0>	ADFVR∙	264	
ADCON0	CHS<5:0> GO/DONE ADON							277	
ADCON1	ADFM	A	DCS<2:0>	•	— — ADPREF<1:0>				279
ADACT	—	—	—	—		280			
ADRESH	ADRESH<7:0>							281	
ADRESL	ADRESL<7:0>						281		

### TABLE 19-2: SUMMARY OF REGISTERS ASSOCIATED WITH THE TEMPERATURE INDICATOR

Legend: Shaded cells are unused by the Temperature Indicator module.

### 20.3 ADC Acquisition Requirements

For the ADC to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 20-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), refer to Figure 20-4. **The maximum recommended impedance for analog sources is 10 k** $\Omega$ . As the source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an ADC acquisition must be done before the conversion can be started. To calculate the minimum acquisition time, Equation 20-1 may be used. This equation assumes that 1/2 LSb error is used (1,024 steps for the ADC). The 1/2 LSb error is the maximum error allowed for the ADC to meet its specified resolution.

#### EQUATION 20-1: ACQUISITION TIME EXAMPLE

Assumptions: Temperature = 
$$50^{\circ}C$$
 and external impedance of  $10k\Omega 5.0V$  VDD  
 $TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient$   
 $= TAMP + TC + TCOFF$   
 $= 2\mu s + TC + [(Temperature - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$ 

*The value for TC can be approximated with the following equations:* 

$$V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) = V_{CHOLD} \qquad ;[1] V_{CHOLD} charged to within 1/2 lsb$$

$$V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{CHOLD} \qquad ;[2] V_{CHOLD} charge response to V_{APPLIED} V_{APPLIED}\left(1 - e^{\frac{-TC}{RC}}\right) = V_{APPLIED}\left(1 - \frac{1}{(2^{n+1}) - 1}\right) ;combining [1] and [2]$$

*Note:* Where n = number of bits of the ADC.

Solving for TC:

ł

$$TC = -C_{HOLD}(RIC + RSS + RS) \ln(1/2047)$$
  
=  $-10pF(1k\Omega + 7k\Omega + 10k\Omega) \ln(0.0004885)$   
=  $1.37\mu s$ 

Therefore:

$$TACQ = 2\mu s + 1.37 + [(50^{\circ}C - 25^{\circ}C)(0.05\mu s/^{\circ}C)]$$
  
= 4.62\mu s

**Note 1:** The VAPPLIED has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.

© 2016 Microchip Technology Inc.



Note 1: The increment registers are double-buffered to allow for value changes to be made without first disabling the NCO module. The full increment value is loaded into the buffer registers on the second rising edge of the NCOx\_clk signal that occurs immediately after a write to NCOxINCL register. The buffers are not user-accessible and are shown here for reference.

### 22.2 FIXED DUTY CYCLE MODE

In Fixed Duty Cycle (FDC) mode, every time the accumulator overflows (NCO\_overflow), the output is toggled at a frequency rate half of the FOVERFLOW. This provides a 50% duty cycle, provided that the increment value remains constant. For more information, see Figure 22-2.

The FDC mode is selected by clearing the N1PFM bit in the NCO1CON register.

#### 22.3 PULSE FREQUENCY MODE

In Pulse Frequency (PF) mode, every time the Accumulator overflows, the output becomes active for one or more clock periods. Once the clock period expires, the output returns to an inactive state. This provides a pulsed output. The output becomes active on the rising clock edge immediately following the overflow event. For more information, see Figure 22-2.

The value of the active and inactive states depends on the polarity bit, N1POL in the NCO1CON register.

The PF mode is selected by setting the N1PFM bit in the NCO1CON register.

#### 22.3.1 OUTPUT PULSE WIDTH CONTROL

When operating in PF mode, the active state of the output can vary in width by multiple clock periods. Various pulse widths are selected with the N1PWS<2:0> bits in the NCO1CLK register.

When the selected pulse width is greater than the Accumulator overflow time frame, then NCO1 output does not toggle.

### 22.4 OUTPUT POLARITY CONTROL

The last stage in the NCO module is the output polarity. The N1POL bit in the NCO1CON register selects the output polarity. Changing the polarity while the interrupts are enabled will cause an interrupt for the resulting output transition.

The NCO output signal (NCO1\_out) is available to the following peripherals:

- CLC
- CWG
- Timer1
- Timer2
- CLKR

#### 22.5 Interrupts

When the accumulator overflows (NCO\_overflow), the NCO Interrupt Flag bit, NCO1IF, of the PIR7 register is set. To enable the interrupt event (NCO\_interrupt), the following bits must be set:

- N1EN bit of the NCO1CON register
- NCO1IE bit of the PIE7 register
- PEIE bit of the INTCON register
- · GIE bit of the INTCON register

The interrupt must be cleared by software by clearing the NCO1IF bit in the Interrupt Service Routine.

#### 22.6 Effects of a Reset

All of the NCO registers are cleared to zero as the result of a Reset.

#### 22.7 Operation in Sleep

The NCO module operates independently from the system clock and will continue to run during Sleep, provided that the clock source selected remains active.

The HFINTOSC remains active during Sleep when the NCO module is enabled and the HFINTOSC is selected as the clock source, regardless of the system clock source selected.

In other words, if the HFINTOSC is simultaneously selected as the system clock and the NCO clock source, when the NCO is enabled, the CPU will go idle during Sleep, but the NCO will continue to operate and the HFINTOSC will remain active.

This will have a direct effect on the Sleep mode current.

#### 27.5.4 LEVEL-TRIGGERED HARDWARE LIMIT MODE

In the Level-Triggered Hardware Limit Timer modes the counter is reset by high or low levels of the external signal TMRx\_ers, as shown in Figure 27-7. Selecting MODE<4:0> = 00110 will cause the timer to reset on a low level external signal. Selecting MODE<4:0> = 00111 will cause the timer to reset on a high level external signal. In the example, the counter is reset while TMRx\_ers = 1. ON is controlled by BSF and BCF instructions. When ON = 0 the external signal is ignored.

When the CCP uses the timer as the PWM time base then the PWM output will be set high when the timer starts counting and then set low only when the timer count matches the CCPRx value. The timer is reset when either the timer count matches the PRx value or two clock periods after the external Reset signal goes true and stays true.

The timer starts counting, and the PWM output is set high, on either the clock following the PRx match or two clocks after the external Reset signal relinquishes the Reset. The PWM output will remain high until the timer counts up to match the CCPRx pulse width value. If the external Reset signal goes true while the PWM output is high then the PWM output will remain high until the Reset signal is released allowing the timer to count up to match the CCPRx value.







R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LCxG3D4T	LCxG3D4N	LCxG3D3T	LCxG3D3N	LCxG3D2T	LCxG3D2N	LCxG3D1T	LCxG3D1N
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
u = Bit is uncha	anged	x = Bit is unkr	nown	-n/n = Value a	at POR and BOI	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7	LCxG3D4T: (	Gate 2 Data 4 T	rue (non-inve	rted) bit			
	1 = CLCIN3	(true) is gated i	nto CLCx Gat	e 2			
hit G	0 = CLCIN3	(true) is not gat	ed Into CLCX	Gale Z			
DILO		(invorted) is ga	tod into CLCx	Gate 2			
	0 = CLCIN3	(inverted) is no	t gated into CLCX	Cx Gate 2			
bit 5	LCxG3D3T:	Gate 2 Data 3 T	rue (non-inve	rted) bit			
	1 = CLCIN2 (	(true) is gated i	nto CLCx Gate	e 2			
	0 = CLCIN2	(true) is not gat	ed into CLCx	Gate 2			
bit 4	LCxG3D3N:	Gate 2 Data 3 I	Negated (inver	rted) bit			
	1 = CLCIN2 (inverted) is gated into CLCx Gate 2						
hit 2	0 = CLCINZ(	(Inverted) is no		LOX Gale Z			
DIL 3	1 = CLCIN1/C	(true) is gated i	nto CLCx Gat				
	0 = CLCIN1	(true) is not gat	ed into CLCx	Gate 2			
bit 2	LCxG3D2N:	Gate 2 Data 2 I	Negated (inver	rted) bit			
	1 = CLCIN1 (inverted) is gated into CLCx Gate 2						
	0 = CLCIN1 (	(inverted) is no	t gated into Cl	Cx Gate 2			
bit 1	LCxG3D1T: (	Gate 2 Data 1 T	rue (non-inve	rted) bit			
	1 = CLCINO(	(true) is gated i	nto CLCx Gate	e 2 Cata 2			
<b>h</b> it 0		(true) is not gat					
		(inverted) is as	ted into CLCv	Gate 2			
	0 = CLCINO(	(inverted) is ga	t gated into CLOX	_Cx Gate 2			
	-	, , ,	5				

### REGISTER 31-9: CLCxGLS2: GATE 2 LOGIC SELECT REGISTER





#### 32.2.1 SPI MODE REGISTERS

The MSSP module has five registers for SPI mode operation. These are:

- MSSP STATUS register (SSPxSTAT)
- MSSP Control register 1 (SSPxCON1)
- MSSP Control register 3 (SSPxCON3)
- MSSP Data Buffer register (SSPxBUF)
- MSSP Address register (SSPxADD)
- MSSP Shift register (SSPxSR) (Not directly accessible)

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower six bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

In one SPI master mode, SSPxADD can be loaded with a value used in the Baud Rate Generator. More information on the Baud Rate Generator is available in **Section 32.7 "Baud Rate Generator**".

SSPxSR is the shift register used for shifting data in and out. SSPxBUF provides indirect access to the SSPxSR register. SSPxBUF is the buffer register to which data bytes are written, and from which data bytes are read.

In receive operations, SSPxSR and SSPxBUF together create a buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

© 2016 Microchip Technology Inc.

#### FIGURE 35-2: PICkit<sup>™</sup> PROGRAMMER STYLE CONNECTOR INTERFACE







BCF	Bit Clear f
Syntax:	[label]BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f \le b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

BTFSC	Bit Test f, Skip if Clear				
Syntax:	[ label ] BTFSC f,b				
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$				
Operation:	skip if (f <b>) = 0</b>				
Status Affected:	None				
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b', in register 'f', is '0', the next instruction is discarded, and a NOP is executed instead, making this a 2-cycle instruction.				

BRA	Relative Branch	BTFSS		
Syntax:	[label]BRA label	Syntax:		
	[ <i>label</i> ]BRA \$+k	Operands:		
Operands:	-256 $\leq$ label - PC + 1 $\leq$ 255			
	$-256 \le k \le 255$	Operation:		
Operation:	$(PC) + 1 + k \rightarrow PC$	Status Affecte		
Status Affected:	None	Description:		
Description:	Add the signed 9-bit literal 'k' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + k. This instruction is a 2-cycle instruction. This branch has a limited range.			

#### BRW Relative Branch with W

Syntax:	[ label ] BRW
Operands:	None
Operation:	$(PC) + (W) \to PC$
Status Affected:	None
Description:	Add the contents of W (unsigned) to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 1 + (W). This instruction is a 2-cycle instruction.

BSF	Bit Set f					
Syntax:	[label]BSF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$					
Operation:	$1 \rightarrow (f \le b >)$					
Status Affected:	None					
Description:	Bit 'b' in register 'f' is set.					

x:	[ <i>label</i> ]BTFSS f,b
ands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b < 7 \end{array}$
ation:	skip if (f <b>) = 1</b>
Affected:	None
iption:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

Bit Test f, Skip if Set

#### FIGURE 37-13: **CAPTURE/COMPARE/PWM TIMINGS (CCP)**



#### TABLE 37-19: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

<b>Standar</b> Operatir	Standard Operating Conditions (unless otherwise stated)Operating Temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Param. No.	Sym.	Characteri	stic	Min.	Турт	Max	Units	Conditions
CC01*	TccL	CCPx Input Low Time	No Prescaler	0.5Tcy + 20	$ \neq $	<u> </u>	ns	
			With Prescaler	20/	1	$\checkmark$	ns	
CC02*	TccH	CCPx Input High Time	No Prescaler	0.5Tcy + 20	1	/	ns	
			With Prescaler	29	X	_	ns	
CC03*	TccP	CCPx Input Period		<u>3767 + 40</u> N		> -	ns	N = prescale value

These parameters are characterized but not tested. Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

## 40.1 Package Marking Information (Continued)

