

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I <sup>2</sup> C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	36
Program Memory Size	14KB (8K x 14)
Program Memory Type	FLASH
EEPROM Size	224 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 35x10b; D/A 1x5b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf15375-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# PIC16(L)F15356/75/76/85/86

### TABLE 5: 48-PIN ALLOCATION TABLE (PIC16(L)F15385, PIC16(L)F15386) (CONTINUED)

I/O <sup>(2)</sup>	48-Pin UQFN/TQFP	ADC	Reference	Comparator	NCO	DAC	Timers	ССР	MWd	ЭМЭ	MSSP	ZCD	EUSART	CLC	CLKR	Interrupt	Pull-up	Basic
RF5	13	ANF5	_	—	—	—	—	—	—		—	—	_	—	—		Υ	
RF6	14	ANF6		—	—	_	—	—	—		_	—		—	_		Υ	
RF7	15	ANF7	-	—	—	_	—	—	—		—	—		—	-		Υ	I
Vdd	30			—	—	_	—	—	—		_	—		—	_		Υ	Vdd
Vdd	7	I	-	—	—	_	—	—	—		—	—		—	-		_	Vdd
Vss	6			—	—	_	—	—	—		_	—		—	_		—	Vss
Vss	31		_	—	—	—	—	—	—	-	—	—	_	—	-		—	Vss
OUT <sup>(2)</sup>	-	_	—	C1OUT	NCO10UT	_	TMR0	CCP1	PWM3OUT	CWG1A CWG2A	SDO1 SDO2	—	DT <sup>(3)</sup>	CLC10UT	CLKR	—	-	—
	-	-	—	C2OUT	—	_	—	CCP2	PWM4OUT	CWG1B CWG2B	SCK1 SCK2	—	CK1 CK2	CLC2OUT				
	—	_	_	_	_	_	_	_	PWM5OUT	CWG1C CWG2C	SCK1 <sup>(3,4)</sup> SCL2 <sup>(3,4)</sup>	_	TX1 TX2	CLC3OUT	_	_	—	_
	—	—	_	—	—	—	—	—	PWM6OUT	CWG1D CWG2D	SDA1 <sup>(3,4)</sup> SDA2 <sup>(3,4)</sup>	—	—	CLC4OUT	_	_	—	—

Note 1: This is a PPS re-mappable input signal. The input function may be moved from the default location shown to one of several other PORTx pins.

2: All digital output signals shown in this row are PPS re-mappable. These signals may be mapped to output onto one of several PORTx pin options.

3: This is a bidirectional signal. For normal module operation, the firmware should map this signal to the same pin in both the PPS input and PPS output registers.

4: These pins are configured for I<sup>2</sup>C logic levels. PPS assignments to the other pins will operate, but input logic levels will be standard TTL/ST as selected by the INLVL register, instead of the I<sup>2</sup>C specific or SMBUS input buffer thresholds.

### 2.0 GUIDELINES FOR GETTING STARTED WITH PIC16(L)F15356/75/76/85/86 MICROCONTROLLERS

### 2.1 Basic Connection Requirements

Getting started with the PIC16(L)F15356/75/76/85/86 family of 8-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

All VDD and Vss pins (see Section 2.2 "Power Supply Pins")
MCLR pin (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGC/PGD pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see **Section 2.4 "ICSP<sup>™</sup> Pins"**)
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

The minimum mandatory connections are shown in Figure 2-1.

### FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



### 2.2 Power Supply Pins

### 2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins (VDD and VSS) is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1  $\mu$ F (100 nF), 10-25V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1  $\mu$ F in parallel with 0.001  $\mu$ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

### 2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

# 4.1.1 READING PROGRAM MEMORY AS DATA

There are three methods of accessing constants in program memory. The first method is to use tables of RETLW instructions. The second method is to set an FSR to point to the program memory. The third method is to use the NVMREG interface to access the program memory. For an example of NVMREG interface use, reference Section 13.3, NVMREG Access.

### 4.1.1.1 RETLW Instruction

The RETLW instruction can be used to provide access to tables of constants. The recommended way to create such a table is shown in Example 4-1.

EXAMPLE 4-1: RETLW INSTRUCTION

constants	
BRW	;Add Index in W to
	;program counter to
	;select data
RETLW DATA0	;Index0 data
RETLW DATA1	;Index1 data
RETLW DATA2	
RETLW DATA3	
my_function	
; LOTS OF CODE	
MOVLW DATA_IN	DEX
call constants	
; THE CONSTANT IS	IN W

The BRW instruction makes this type of table very simple to implement.

### 4.1.1.2 Indirect Read with FSR

The program memory can be accessed as data by setting bit 7 of an FSRxH register and reading the matching INDFx register. The MOVIW instruction will place the lower eight bits of the addressed word in the W register. Writes to the program memory cannot be performed via the INDF registers. Instructions that read the program memory via the FSR require one extra instruction cycle to complete. Example 4-2 demonstrates reading the program memory via an FSR.

IADLE												
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	V <u>alue o</u> n: MCLR	
Bank 20	Bank 20											
	CPU CORE REGISTERS; see Table 4-3 for specifics											
A0Ch A18h	OCh 18h — Unimplemented — — —										_	
A19h	RC2REG				RC2REC	G<7:0>				0000 0000	0000 0000	
A1Ah	TX2REG				TX2REG	6<7:0>				0000 0000	0000 0000	
A1Bh	SP2BRGL				SP2BRG	L<7:0>				0000 0000	0000 0000	
A1Ch	SP2BRGH				SP2BRG	H<7:0>				0000 0000	0000 0000	
A1Dh	RC2STA	SPEN	SPEN RX9 SREN CREN ADDEN FERR OERR RX9D									
A1Eh	TX2STA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010	
A1Fh	BAUD2CON	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	01-0 0-00	

### TABLE 4-11: SPECIAL FUNCTION REGISTER SUMMARY BANKS 0-63 (CONTINUED)

Legend: x = unknown, u = unchanged, q = depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations unimplemented, read as '0'.

### TABLE 5-1: BOOT BLOCK SIZE BITS

BBEN	BBSIZE<2:0>	Actual Boo User Program Me	Last Boot Block		
		PIC16(L)F15375/85	PIC16(L)F15356/76/86	Wentory Access	
1	xxx	0	0	_	
0	111	512	512	01FFh	
0	110	1024	1024	03FFh	
0	101	2048	2048	07FFh	
0	100	4096	4096	0FFFh	
0	011	—	8192	1FFFh	

**Note 1:** The maximum boot block size is half the user program memory size. All selections higher than the maximum are set to half size. For example, all BBSIZE = 000 - 100 produce a boot block size of 4kW on a 8kW device.

### **REGISTER 5-5:** CONFIGURATION WORD 5: CODE PROTECTION

	U-1	U-1	U-1	U-1	U-1	U-1
	—		—	—	—	—
	bit 13					bit 8
U-1	U-1	U-1	U-1	U-1	U-1	R/P-1

—	—	—	—	—	—	—	CP
bit 7							bit 0
Lanandi							

Legend.			
R = Readable bit	P = Programmable bit	x = Bit is unknown	U = Unimplemented bit, read as '1'
'0' = Bit is cleared	'1' = Bit is set	W = Writable bit	n = Value when blank or after Bulk Erase

bit 13-1 Unimplemented: Read as '1'

U-1

- bit 0 **CP:** Program Flash Memory Code Protection bit
  - 1 = Program Flash Memory code protection disabled
  - 0 = Program Flash Memory code protection enabled

© 2016 Microchip Technology Inc.

### 8.4 Low-Power Brown-out Reset (LPBOR)

The Low-Power Brown-out Reset (LPBOR) is an important part of the Reset subsystem. Refer to Figure 8-1 to see how the BOR and LPBOR interact with other modules.

The LPBOR is used to monitor the external VDD pin. When too low of a voltage is detected, the device is held in Reset.

### 8.4.1 ENABLING LPBOR

The LPBOR is controlled by the  $\overrightarrow{LPBOR}$  bit of the Configuration Word (Register 5-1). When the device is erased, the LPBOR module defaults to disabled.

### 8.4.2 LPBOR MODULE OUTPUT

The output of the LPBOR module is a signal indicating whether or not a Reset is to be asserted. When this occurs, a register bit (BOR) is changed to indicate that a BOR Reset has occurred. The same bit is set for either the BOR or the LPBOR (refer to Register 8-3). This signal is OR'd with the output of the BOR module to provide the generic BOR signal, which goes to the PCON register and to the power control block. Refer to Figure 8-1 for the OR gate connections of the BOR and LPBOR Reset signals, which eventually generates one common BOR Reset.

### 8.5 MCLR

The  $\overline{\text{MCLR}}$  is an optional external input that can reset the device. The  $\overline{\text{MCLR}}$  function is controlled by the MCLRE bit of Configuration Words and the LVP bit of Configuration Words (Table 8-2).

 TABLE 8-2:
 MCLR CONFIGURATION

MCLRE	LVP	MCLR
0	0	Disabled
1	0	Enabled
x	1	Enabled

### 8.5.1 MCLR ENABLED

When MCLR is enabled and the pin is held low, the device is held in Reset. The MCLR pin is connected to VDD through an internal weak pull-up. Refer to **Section 2.3 "Master Clear (MCLR) Pin"** for recommended MCLR connections.

The device has a noise filter in the  $\overline{\text{MCLR}}$  Reset path. The filter will detect and ignore small pulses.

**Note:** A Reset does not drive the MCLR pin low.

### 8.5.2 MCLR DISABLED

When MCLR is disabled, the pin functions as a general purpose input and the internal weak pull-up is under software control. See **Section 14.1 "I/O Priorities"** for more information.

### 8.6 Windowed Watchdog Timer (WWDT) Reset

The Watchdog Timer generates a Reset if the firmware does not issue a CLRWDT instruction within the time-out period and the window is open. The TO and PD bits in the STATUS register and the WDT bit in PCON are changed to indicate a WDT Reset caused by the timer overflowing, and WDTWV bit in the PCON register is changed to indicate a WDT Reset caused by a window violation. See Section 12.0 "Windowed Watchdog Timer (WWDT)" for more information.

### 8.7 RESET Instruction

A RESET instruction will cause a device Reset. The  $\overline{RI}$  bit in the PCON register will be set to '0'. See Table 8-4 for default conditions after a RESET instruction has occurred.

### 8.8 Stack Overflow/Underflow Reset

The device can reset when the Stack Overflows or Underflows. The STKOVF or STKUNF bits of the PCON register indicate the Reset condition. These Resets are enabled by setting the STVREN bit in Configuration Words. See **Section 4.5.2** "**Overflow/Underflow Reset**" for more information.

### 8.9 Programming Mode Exit

Upon exit of In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) mode, the device will behave as if a POR had just occurred (the device does not reset upon run time self-programming/erase operations).

### 8.10 Power-up Timer

The Power-up Timer optionally delays device execution after a BOR or POR event. This timer is typically used to allow VDD to stabilize before allowing the device to start running.

The Power-up Timer is controlled by the  $\overrightarrow{\mathsf{PWRTE}}$  bit of the Configuration Words.

The Power-up Timer provides a nominal 64 ms time out on POR or Brown-out Reset. The device is held in Reset as long as PWRT is active. The PWRT delay allows additional time for the VDD to rise to an acceptable level. The Power-up Timer is enabled by clearing the PWRTE bit in the Configuration Words. The Power-up Timer starts after the release of the POR and BOR. For additional information, refer to Application Note AN607, "*Power-up Trouble Shooting*" (DS00607).

Output Cinnel	Durand	Remappable to Pins of PORTx							
Name	RXYPPS Register Value		PI	C16(L)F15375	5/76				
Numo		PORTA	PORTB	PORTC	PORTD	PORTE			
CLKR	0x1B		•	•					
NCO10UT	0x1A	٠			•				
TMR0	0x19		•	•					
SDO2/SDA2	0x18		•		•				
SCK2/SCL2	0x17		•		•				
SDO1/SDA1	0x16		•	•					
SCK1/SCL1	0x15		•	•					
C2OUT	0x14	٠				•			
C10UT	0x13	٠			•				
DT2	0x12		•		•				
TX2/CK2	0x11		•		•				
DT1	0x10		•	•					
TX1/CK1	0x0F		•	•					
PWM6OUT	0x0E	٠			•				
PWM5OUT	0x0D	٠		•					
PWM4OUT	0x0C		•		•				
PWM3OUT	0x0B		•		•				
CCP2	0x0A		•	•					
CCP1	0x09		•	•					
CWG1D	0x08		•		•				
CWG1C	0x07		•		•				
CWG1B	0x06		•		•				
CWG1A	0x05		•	•					
CLC4OUT	0x04		•		•				
CLC3OUT	0x03		•		•				
CLC2OUT	0x02	٠		•					
CLC1OUT	0x01	•		•					

### TABLE 15-6: PPS OUTPUT SIGNAL ROUTING OPTIONS (PIC16(L)F15375/76)

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on page		
DAC1CON0	DAC1EN	_	DAC10E1	DAC10E2	DAC1PSS<1:0>		—	DAC1NSS	287		
DAC1CON1	_	—	_		DAC1R<4:0>						
CM1PSEL	_	—	_	_	— — PCH<2:0>						
CM2PSEL	—	_	—		— PCH<2:0>				307		

Legend: — = Unimplemented location, read as '0'. Shaded cells are not used with the DAC module.

### 23.2 Comparator Control

Each comparator has two control registers: CMxCON0 and CMxCON1.

The CMxCON0 register (see Register 23-1) contains Control and Status bits for the following:

- Enable
- Output
- Output polarity
- · Hysteresis enable
- Timer1 output synchronization

The CMxCON1 register (see Register 23-2) contains Control bits for the following:

- · Interrupt on positive/negative edge enables
- The CMxNSEL and CMxPSEL (Register 23-3 and Register 23-4) contain control bits for the following:
  - Positive input channel selection
  - Negative input channel selection

### 23.2.1 COMPARATOR ENABLE

Setting the CxON bit of the CMxCON0 register enables the comparator for operation. Clearing the CxON bit disables the comparator resulting in minimum current consumption.

### 23.2.2 COMPARATOR OUTPUT

The output of the comparator can be monitored by reading either the CxOUT bit of the CMxCON0 register or the MCxOUT bit of the CMOUT register.

The comparator output can also be routed to an external pin through the RxyPPS register (Register 15-2). The corresponding TRIS bit must be clear to enable the pin as an output.

Note 1: The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched.

### 23.2.3 COMPARATOR OUTPUT POLARITY

Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The polarity of the comparator output can be inverted by setting the CxPOL bit of the CMxCON0 register. Clearing the CxPOL bit results in a non-inverted output.

Table 23-2 shows the output state versus input conditions, including polarity control.

### TABLE 23-2: COMPARATOR OUTPUT STATE VS. INPUT CONDITIONS

Input Condition	CxPOL	CxOUT
CxVN > CxVP	0	0
CxVN < CxVP	0	1
CxVN > CxVP	1	1
CxVN < CxVP	1	0

### REGISTER 23-3: CMxNSEL: COMPARATOR Cx NEGATIVE INPUT SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	—	_	_		NCH<2:0>	
bit 7							bit 0

### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bits

bit 7-3	Unimplemented: Read as '0'
bit 2-0	NCH<2:0>: Comparator Negative Input Channel Select
	111 = CxVN connects to AVss
	110 = CxVN connects to FVR Buffer 2
	101 = CxVN unconnected
	100 = CxVN unconnected

- 011 = CxVN connects to CxIN3- pin
- 010 = CxVN connects to CxIN2- pin
- 001 = CxVN connects to CxIN1- pin
- 000 = CxVN connects to CxINO- pin

### REGISTER 23-4: CMxPSEL: COMPARATOR Cx POSITIVE INPUT SELECT REGISTER

U-0	U-0	U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0
—	_	_	_	—		PCH<2:0>	
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

### bit 7-3 Unimplemented: Read as '0'

bit 2-0 PCH<2:0>: Comparator Positive Input Channel Select bits

- 111 = CxVP connects to AVss
- 110 = CxVP connects to FVR Buffer 2
- 101 = CxVP connects to DAC output
- 100 = CxVP unconnected
- 011 = CxVP unconnected
- 010 = CxVP unconnected
- 001 = CxVP connects to CxIN1+ pin
- 000 = CxVP connects to CxIN0+ pin

### 27.4 Timer2 Interrupt

Timer2 can also generate a device interrupt. The interrupt is generated when the postscaler counter matches one of 16 postscale options (from 1:1 through 1:16), which are selected with the postscaler control bits, OUTPS<3:0> of the T2CON register. The interrupt is enabled by setting the TMR2IE interrupt enable bit of the PIE4 register. Interrupt timing is illustrated in Figure 27-3.

### FIGURE 27-3: TIMER2 PRESCALER, POSTSCALER, AND INTERRUPT TIMING DIAGRAM

	Rev. 10-00 4	)0205A /7/2016
CKPS	0b010	
PRx	1	
OUTPS	0b0001	
TMRx_clk		
TMRx		
TMRx_postscaled		
TMRxIF	(1) (2) (1)	
Note 1: 2:	Setting the interrupt flag is synchronized with the instruction clock. Synchronization may take as many as 2 instruction cycles Cleared by software.	

### 31.0 CONFIGURABLE LOGIC CELL (CLC)

The Configurable Logic Cell (CLCx) module provides programmable logic that operates outside the speed limitations of software execution. The logic cell selects from 40 input signals and, through the use of configurable gates, reduces the inputs to four logic lines that drive one of eight selectable single-output logic functions.

Input sources are a combination of the following:

- I/O pins
- Internal clocks
- · Peripherals
- · Register bits

The output can be directed internally to peripherals and to an output pin.

The CLC modules available are shown in Table 31-1.

TABLE 31-1: AVAILABLE CLC MODULES

Device	CLC1	CLC2	CLC3	CLC4
PIC16(L)F15356/75/76/85/8 6	•	•	٠	•

Note:	The CLC1, CLC2, CLC3 and CLC4 are four separate module instances of the same CLC module design. Throughout this section, the lower case 'x' in register and bit names is a generic reference to the CLC number (which should be substi- tuted with 1, 2, 3, or 4 during code devel- opment). For example, the control register is generically described in this chapter as CLCxCON, but the actual device registers are CLC1CON CLC2CON CLC3CON
	CLCxCON, but the actual device registers are CLC1CON, CLC2CON, CLC3CON
	and CLC4CON. Similarly, the LCxEN bit represents the LC1EN, LC2EN, LC3EN and LC4EN bits.

Refer to Figure 31-1 for a simplified diagram showing signal flow through the CLCx.

Possible configurations include:

- Combinatorial Logic
  - AND
  - NAND
  - AND-OR
  - AND-OR-INVERT
  - OR-XOR
  - OR-XNOR
- Latches
  - S-R
  - Clocked D with Set and Reset
  - Transparent D with Set and Reset
  - Clocked J-K with Reset

The  $\mathsf{I}^2\mathsf{C}$  interface supports the following modes and features:

- Master mode
- Slave mode
- Byte NACKing (Slave mode)
- · Limited multi-master support
- · 7-bit and 10-bit addressing
- Start and Stop interrupts
- Interrupt masking
- Clock stretching
- · Bus collision detection
- General call address matching
- · Address masking
- Selectable SDA hold times

Figure 32-2 is a block diagram of the  $I^2C$  interface module in Master mode. Figure 32-3 is a diagram of the  $I^2C$  interface module in Slave mode.

Note 1: In devices with more than one MSSP module, it is very important to pay close attention to SSPxCONx register names. SSPxCON1 and SSPxCON2 registers control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.

> 2: Throughout this section, generic references to an MSSPx module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names, module I/O signals, and bit names may use the generic designator 'x' to indicate the use of a numeral to distinguish a particular module when required.





## 32.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an  $I^2C$  slave in 10-bit Addressing mode.

Figure 32-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish  $I^2C$  communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSPxSTAT is set; SSPxIF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with  $R/\overline{W}$  bit clear; UA bit of the SSPxSTAT register is set.
- 4. Slave sends ACK and SSPxIF is set.
- 5. Software clears the SSPxIF bit.
- 6. Software reads received address from SSPxBUF clearing the BF flag.
- 7. Slave loads low address into SSPxADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

**Note:** Updates to the SSPxADD register are not allowed until after the ACK sequence.

9. Slave sends ACK and SSPxIF is set.

**Note:** If the low address does not match, SSPxIF and UA are still set so that the slave software can set SSPxADD back to the high address. BF is not set because there is no match. CKP is unaffected.

- 10. Slave clears SSPxIF.
- 11. Slave reads the received matching address from SSPxBUF clearing BF.
- 12. Slave loads high address into SSPxADD.
- 13. Master clocks a data <u>byte</u> to the slave and clocks out the slaves ACK on the ninth SCL pulse; SSPxIF is set.
- 14. If SEN bit of SSPxCON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSPxIF.
- 16. Slave reads the received byte from SSPxBUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

# 32.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSPxADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 32-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 32-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.

### **REGISTER 32-2:** SSPxCON1: SSPx CONTROL REGISTER 1

R/C/HS-0/	0 R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	
WCOL	SSPOV <sup>(1)</sup>	SSPEN	СКР	1	SSPN	/<3:0>		
bit 7	1		1	1			bit 0	
							,	
Legend:								
R = Readable	bit	W = Writable bit		U = Unimplement	ed bit, read as '0'			
u = Bit is unch	hanged x = Bit is unknown -n/n = Value at POR and B				OR and BOR/Value	d BOR/Value at all other Resets		
'1' = Bit is set		'0' = Bit is cleared	t	HS = Bit is set by	hardware	C = User cleared		
bit 7	WCOL: Write Co 1 = The SSPxB 0 = No collision	lision Detect bit (Tr UF register is written	ransmit mode only while it is still trans	() smitting the previous (	word (must be cleare	ed in software)		
bit 6	SSPOV: Receive In SPI mode: 1 = A new byte i Overflow ca setting overf SSPxBUF n 0 = No overflow In I <sup>2</sup> C mode: 1 = A byte is re (must be cl. 0 = No overflow	Overflow Indicator s received while the n only occur in Slav low. In Master mode egister (must be cle ceived while the S aared in software).	bit <sup>(1)</sup> SSPxBUF register e mode. In Slave r e, the overflow bit is ared in software). SPxBUF register	r is still holding the pr node, the user must s not set since each n is still holding the p	evious data. In case read the SSPxBUF, lew reception (and ti revious byte. SSP(	of overflow, the data even if only transmir ransmission) is initiat	in SSPxSR is lost. ting data, to avoid ed by writing to the in Transmit mode	
bit 5	SSPEN: Synchro In both modes, w In SPI mode: 1 = Enables ser 0 = Disables se In I <sup>2</sup> C mode: 1 = Enables the 0 = Disables se	nous Serial Port Er hen enabled, the fo ial port and configur rial port and config serial port and config rial port and config	nable bit pllowing pins musi res SCK, SDO, SD jures these pins a igures the SDA an jures these pins a	t be properly configu I and SS as the sour s I/O port pins d SCL pins as the so s I/O port pins	ured as input or out rce of the serial port urce of the serial po	put pins <sup>(2)</sup> rt pins <sup>(3)</sup>		
bit 4	<b>CKP:</b> Clock Polar In <u>SPI mode:</u> 1 = Idle state for 0 = Idle state for 0 = Idle state for In I2C Slave modSCL release cont $1 = Enable clock k0 = Holds clock kIn I2C Master moUnused in this mod$	rity Select bit clock is a high leve clock is a low level <u>e:</u> rol ow (clock stretch). ( <u>de:</u> ode	l /Used to ensure d	ata setup time.)				
bit 3-0	SSPM<3:0>: Syr 1111 = I <sup>2</sup> C Slave 1100 = Reserved 1001 = Reserved 1011 = I <sup>2</sup> C firmw 1010 = SPI Mast 1000 = I <sup>2</sup> C Maste 0100 = I <sup>2</sup> C Slave 0110 = I <sup>2</sup> C Slave 0101 = SPI Slave 0101 = SPI Slave 0010 = SPI Mast 0010 = SPI Mast 0000 = SPI Mast 0000 = SPI Mast	chronous Serial Po mode, 10-bit addr mode, 7-bit addre are controlled Mas er mode, clock = F mode, clock = F mode, 7-bit addre mode, 7-bit addre mode, clock = SC er mode, clock = SC er mode, clock = F er mode, clock = F er mode, clock = SC er mode, clock = F er mode, clock = F er mode, clock = F er mode, clock = F	bort Mode Select bi ess with Start and ss with Start and ter mode (slave ic osc/(4 * (SSPxAE cosc / (4 * (SSPxA ess ss ; K pin, <u>SS</u> pin con 2_match/2 osc/64 osc/16 osc/4	ts Stop bit interrupts e Stop bit interrupts er Ile) ID+1)) <sup>(5)</sup> DD+1)) <sup>(4)</sup> trol disabled, <del>SS</del> ca trol enabled	enabled nabled n be used as I/O p	in		
Note 1: 2:	In Master mode, the over When enabled, these pi RxyPPS to select the pi	erflow bit is not set ns must be properl ns.	since each new ro ly configured as ir	eception (and transr put or output. Use S	nission) is initiated SSPxSSPPS, SSP:	by writing to the SS xCLKPPS, SSPxDA	PxBUF register. TPPS, and	

- When enabled, the SDA and SCL pins must be configured as inputs. Use SSPxCLKPPS, SSPxDATPPS, and RxyPPS to select the pins.
  SSPxADD values of 0, 1 or 2 are not supported for I<sup>2</sup>C mode.
  SSPxADD value of '0' is not supported. Use SSPM = 0000 instead.

### 33.3.5 RECEIVING A BREAK CHARACTER

The Enhanced EUSART module can receive a Break character in two ways.

The first method to detect a Break character uses the FERR bit of the RCxSTA register and the received data as indicated by RCxREG. The Baud Rate Generator is assumed to have been initialized to the expected baud rate.

A Break character has been received when:

- · RXxIF bit is set
- · FERR bit is set
- RCxREG = 00h

The second method uses the Auto-Wake-up feature described in **Section 33.3.3 "Auto-Wake-up on Break"**. By enabling this feature, the EUSART will sample the next two transitions on RX/DT, cause an RXxIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Detect feature. For both methods, the user can set the ABDEN bit of the BAUDxCON register before placing the EUSART in Sleep mode.





# 33.4.2.3 EUSART Synchronous Slave Reception

The operation of the Synchronous Master and Slave modes is identical (Section 33.4.1.5 "Synchronous Master Reception"), with the following exceptions:

- Sleep
- CREN bit is always set, therefore the receiver is never idle
- · SREN bit, which is a "don't care" in Slave mode

A character may be received while in Sleep mode by setting the CREN bit prior to entering Sleep. Once the word is received, the RSR register will transfer the data to the RCxREG register. If the RXxIE enable bit is set, the interrupt generated will wake the device from Sleep and execute the next instruction. If the GIE bit is also set, the program will branch to the interrupt vector.

- 33.4.2.4 Synchronous Slave Reception Set-up:
- 1. Set the SYNC and SPEN bits and clear the CSRC bit.
- 2. Clear the ANSEL bit for both the CK and DT pins (if applicable).
- 3. If interrupts are desired, set the RXxIE bit of the PIE3 register and the GIE and PEIE bits of the INTCON register.
- 4. If 9-bit reception is desired, set the RX9 bit.
- 5. Set the CREN bit to enable reception.
- The RXxIF bit will be set when reception is complete. An interrupt will be generated if the RXxIE bit was set.
- 7. If 9-bit mode is enabled, retrieve the Most Significant bit from the RX9D bit of the RCxSTA register.
- 8. Retrieve the eight Least Significant bits from the receive FIFO by reading the RCxREG register.
- 9. If an overrun error occurs, clear the error by either clearing the CREN bit of the RCxSTA register or by clearing the SPEN bit which resets the EUSART.

R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R-0/0	R-0/0	R-0/0
SPEN <sup>(1)</sup>	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
u = Bit is un	changed	x = Bit is unkr	nown	-n/n = Value	at POR and BO	R/Value at all o	ther Resets
'1' = Bit is s	et	'0' = Bit is clea	ared				
bit 7	SDEN: Soria	l Port Enable bi	<sub>+</sub> (1)				
	1 = Serial po	ort enabled	L				
	0 = Serial po	ort disabled (hel	d in Reset)				
bit 6	<b>RX9:</b> 9-Bit R	eceive Enable b	bit				
	1 = Selects $9$	9-bit reception					
	0 = Selects	8-bit reception					
bit 5	SREN: Singl	e Receive Enab	ble bit				
	Asynchronou	<u>is mode –</u> value	ignored				
	Synchronous	<u>s mode – Maste</u>	<u>r:</u>				
	1 = Enables	single receive					
	0 = Disables	s single receive	ation in compl	ata			
	Synchronous	s mode – Slave		ele.			
	Unused in th	is mode – value	ignored				
bit 4	CREN: Conti	inuous Receive	Enable bit				
	<u>Asynchronou</u>	<u>is mode</u> :					
	1 = Enables	continuous rec	eive until enat	ole bit CREN i	s cleared		
	0 = Disables	s continuous rec s mode:	eive				
	1 = Enables	continuous rec	eive until enat	ole bit CREN i	s cleared (CREN	N overrides SRE	EN)
	0 = Disables	s continuous rec	eive		,		,
bit 3	ADDEN: Add	dress Detect En	able bit				
	Asynchronou	<u>is mode 9-bit (F</u>	<u> X9 = 1)</u> :				
	1 = Enables	address detect	ion – enable i	nterrupt and lo	bad of the receiv	e buffer when t	he ninth bit in
	0 = Disables	address detec	tion, all bytes	are received a	and ninth bit can	be used as par	ity bit
	<u>Asynchronou</u>	<u>ıs mode 8-bit (F</u>	<u>RX9 = 0)</u> :				
	Unused in th	is mode – value	eignored				
bit 2	FERR: Fram	ing Error bit					
	1 = Framing 0 = No frami	error (can be u ing error	pdated by rea	Iding RCxREG	B register and re	ceive next valid	byte)
bit 1	OERR: Over	run Error bit					
	1 = Overrun	error (can be c	leared by clea	ring bit CREN	)		
hit 0		iun error bit of Bossived	Data				
	This can be a	DILUI RECEIVED	Dala or a narity hit	and must be	calculated by us	er firmware	
<b></b>							
Note 1: 7	The EUSART mod associated TRIS b	dule automatica bits for TX/CK a	Illy changes th nd RX/DT to 2	ne pin from tri-	state to drive as	needed. Config	gure the

### REGISTER 33-2: RCxSTA: RECEIVE STATUS AND CONTROL REGISTER

TABLE 33-3: BA	UD RATE F	FORMULAS
----------------	-----------	----------

(	Configuration Bi	its		Baud Rate Formula		
SYNC	BRG16	BRGH	BRG/EUSART Mode			
0	0	0	8-bit/Asynchronous	Fosc/[64 (n+1)]		
0	0	1	8-bit/Asynchronous			
0	1	0	16-bit/Asynchronous	FOSC/[16 (n+1)]		
0	1	1	16-bit/Asynchronous			
1	0	х	8-bit/Synchronous	Fosc/[4 (n+1)]		
1	1	х	16-bit/Synchronous			

**Legend:** x = Don't care, n = value of SPxBRGH, SPxBRGL register pair.

### TABLE 33-4: BAUD RATE FOR ASYNCHRONOUS MODES

				<b>SYNC =</b> 0, <b>BRGH =</b> 0, <b>BRG16 =</b> 0								
BAUD RATE	Fosc = 32.000 MHz			Fosc = 20.000 MHz			Fosc = 18.432 MHz			Fosc = 11.0592 MHz		
	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300		_	_	—	_	_	_	_	_	_	_	_
1200		_	—	1221	1.73	255	1200	0.00	239	1200	0.00	143
2400	2404	0.16	207	2404	0.16	129	2400	0.00	119	2400	0.00	71
9600	9615	0.16	51	9470	-1.36	32	9600	0.00	29	9600	0.00	17
10417	10417	0.00	47	10417	0.00	29	10286	-1.26	27	10165	-2.42	16
19.2k	19.23k	0.16	25	19.53k	1.73	15	19.20k	0.00	14	19.20k	0.00	8
57.6k	55.55k	-3.55	3	—	_	_	57.60k	0.00	7	57.60k	0.00	2
115.2k		_	_	—	_	_	_	_	_	_	—	—

		<b>SYNC</b> = 0, <b>BRGH</b> = 0, <b>BRG16</b> = 0										
BAUD	Fosc = 8.000 MHz			Fosc = 4.000 MHz			Fosc = 3.6864 MHz			Fosc = 1.000 MHz		
RATE	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)	Actual Rate	% Error	SPBRG value (decimal)
300	_	_	_	300	0.16	207	300	0.00	191	300	0.16	51
1200	1202	0.16	103	1202	0.16	51	1200	0.00	47	1202	0.16	12
2400	2404	0.16	51	2404	0.16	25	2400	0.00	23	—	—	—
9600	9615	0.16	12	—	_	_	9600	0.00	5	—	_	_
10417	10417	0.00	11	10417	0.00	5	_	_	_	—	_	_
19.2k	—	_	—	—	—	—	19.20k	0.00	2	—	_	—
57.6k	—	_	—	—	_	—	57.60k	0.00	0	—	_	—
115.2k	—	_	_	_	_	_	—	_	_	—	_	—

# PIC16(L)F15356/75/76/85/86

ΜΟΥΨΙ	Move W to INDFn				
Syntax:	[ <i>label</i> ] MOVWI ++FSRn [ <i>label</i> ] MOVWIFSRn [ <i>label</i> ] MOVWI FSRn++ [ <i>label</i> ] MOVWI FSRn [ <i>label</i> ] MOVWI k[FSRn]				
Operands:	n ∈ [0,1] mm ∈ [00,01,10,11] -32 ≤ k ≤ 31				
Operation:	$\label{eq:W} \begin{split} W &\rightarrow INDFn \\ \text{Effective address is determined by} \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + 1 \ (\text{preincrement}) \\ \bullet \ FSR + k \ (\text{relative offset}) \\ \text{After the Move, the FSR value will be} \\ \text{either:} \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \bullet \ FSR + 1 \ (\text{all increments}) \\ \text{Unchanged} \end{split}$				
Status Affected:	None				

Mode	Syntax	mm
Preincrement	++FSRn	00
Predecrement	FSRn	01
Postincrement	FSRn++	10
Postdecrement	FSRn	11

Description:

This instruction is used to move data between W and one of the indirect registers (INDFn). Before/after this move, the pointer (FSRn) is updated by pre/post incrementing/decrementing it.

**Note:** The INDFn registers are not physical registers. Any instruction that accesses an INDFn register actually accesses the register at the address specified by the FSRn.

FSRn is limited to the range 0000h-FFFFh. Incrementing/decrementing it beyond these bounds will cause it to wrap-around.

The increment/decrement operation on FSRn WILL NOT affect any Status bits.

NOP	No Operation
Syntax:	[label] NOP
Operands:	None
Operation:	No operation
Status Affected:	None
Description:	No operation.
Words:	1
Cycles:	1
Example:	NOP

RESET	Software Reset		
Syntax:	[label] RESET		
Operands:	None		
Operation:	Execute a device Reset. Resets the RI flag of the PCON register.		
Status Affected:	None		
Description:	This instruction provides a way to execute a hardware Reset by software.		

RETFIE	Return from Interrupt
Syntax:	[ label ] RETFIE k
Operands:	None
Operation:	$\begin{array}{l} TOS \to PC, \\ 1 \to GIE \end{array}$
Status Affected:	None
Description:	Return from Interrupt. Stack is POPed and Top-of-Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a 2-cycle instruction.
Words:	1
Cycles:	2
Example:	RETFIE
	After Interrupt PC = TOS GIE = 1