



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Active	
Core Processor	STM8	
Core Size	8-Bit	
Speed	16MHz	
Connectivity	I ² C, IrDA, LINbus, SPI, UART/USART	
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT	
Number of I/O	16	
Program Memory Size	8KB (8K x 8)	
Program Memory Type	FLASH	
EEPROM Size	640 x 8	
RAM Size	1K x 8	
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V	
Data Converters	A/D 5x10b	
Oscillator Type	Internal	
Operating Temperature	-40°C ~ 125°C (TA)	
Mounting Type	Surface Mount	
Package / Case	20-TSSOP (0.173", 4.40mm Width)	
Supplier Device Package	20-TSSOP	
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s903f3p3	

List of figures

Figure 1.	STM8S903K3/F3 block diagram	11
Figure 2.	Flash memory organization	
Figure 3.	STM8S903F3 TSSOP20/SO20 pinout	21
Figure 4.	STM8S903F3 UFQFPN20 pinout	22
Figure 5.	STM8S903K3 UFQFPN32/LQFP32 pinout	25
Figure 6.	STM8S903K3 SDIP32 pinout	26
Figure 7.	Memory map	31
Figure 8.	Pin loading conditions	51
Figure 9.	Pin input voltage	52
Figure 10.	f _{CPUmax} versus V _{DD}	
Figure 11.	External capacitor C _{EXT}	
Figure 12.	Typ I _{DD(RUN)} vs. V _{DD} HSE user external clock, f _{CPU} = 16 MHz	62
Figure 13.	Typ I _{DD(RUN)} vs. f _{CPU} HSE user external clock, V _{DD} = 5 V	62
Figure 14.	Typ $I_{DD(RUN)}$ vs. V_{DD} HSI RC osc, f_{CPU} = 16 MHz	63
Figure 15.	Typ I _{DD(WFI)} vs. V _{DD} HSE external clock, f _{CPU} = 16 MHz	63
Figure 16.	Typ I _{DD(WFI)} vs. f _{CPU} HSE external clock, V _{DD} = 5 V	64
Figure 17.	Typ $I_{DD(WFI)}$ vs. V_{DD} HSI RC osc., f_{CPU} = 16 MHz	64
Figure 18.	HSE external clock source	
Figure 19.	HSE oscillator circuit diagram	67
Figure 20.	Typical HSI frequency variation vs V _{DD} @ 4 temperatures	68
Figure 21.	Typical LSI frequency variation vs V _{DD} @ 4 temperatures	69
Figure 22.	Typical V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures	72
Figure 23.	Typical pull-up current vs V _{DD} @ 4 temperatures	72
Figure 24.	Typical pull-up resistance vs VDD @ 4 temperatures	72
Figure 25.	Typ. V _{OL} @ V _{DD} = 3.3 V (standard ports)	73
Figure 26.	Typ. V _{OL} @ V _{DD} = 5.0 V (standard ports)	73
Figure 27.	Typ. V _{OL} @ V _{DD} = 3.3 V (true open drain ports)	
Figure 28.	Typ. V _{OL} @ V _{DD} = 5.0 V (true open drain ports)	
Figure 29.	Typ. $V_{OL} @ V_{DD} = 3.3 \text{ V (high sink ports)}$	74
Figure 30.	Typ. $V_{OL} @ V_{DD} = 5.0 \text{ V (high sink ports)}$	74
Figure 31.	Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (standard ports)	75
Figure 32.	Typ. V_{DD} - V_{OH} @ V_{DD} = 5.0 V (standard ports)	
Figure 33.	Typ. V_{DD} - V_{OH} @ V_{DD} = 3.3 V (high sink ports)	
Figure 34.	Typ. V_{DD} - V_{OH} @ V_{DD} = 5.0 V (high sink ports)	
Figure 35.	Typical NRST V _{IL} and V _{IH} vs V _{DD} @ 4 temperatures	
Figure 36.	Typical NRST pull-up resistance R _{PU} vs V _{DD} @ 4 temperatures	
Figure 37.	Typical NRST pull-up current I _{pu} vs V _{DD} @ 4 temperatures	
Figure 38.	Recommended reset pin protection	
Figure 39.	SPI timing diagram where slave mode and CPHA = 0	
Figure 40.	SPI timing diagram where slave mode and CPHA = 1	
Figure 41.	SPI timing diagram - master mode	
Figure 42.	Typical application with I ² C bus and timing diagram	
Figure 43.	ADC accuracy characteristics	
Figure 44.	Typical application with ADC	
Figure 45.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package outline	
Figure 46.	LQFP32 - 32-pin, 7 x 7 mm low-profile quad flat package recommended footprint	
Figure 47.	LQFP32 marking example (package top view)	92
Figure 48.	UFQFPN32 - 32-pin, 5x5 mm, 0.5 mm pitch ultra thin fine pitch quad flat	



1 Introduction

This datasheet contains the description of the device features, pinout, electrical characteristics, mechanical data and ordering information.

- For complete information on the STM8S microcontroller memory, registers and peripherals, please refer to the STM8S microcontroller family reference manual (RM0016).
- For information on programming, erasing and protection of the internal Flash memory please refer to the STM8S Flash programming manual (PM0051).
- For information on the debug and SWIM (single wire interface module) refer to the STM8 SWIM communication protocol and debug module user manual (UM0470).
- For information on the STM8 core, please refer to the STM8 CPU programming manual (PM0044).



Table 5. TSSOP20/SO20/UFQFPN20 pin descriptions (continued)

	0				Input	t		Ou	tput		on t)	nate	. 0.5
TSSOP20	UFQFPN20	Pin name	Туре	floating	ndw	Ext.	High sink ⁽¹⁾	Speed	ФО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
19	16	PD2/AIN3/ [TIM5_CH3]	I/O	x	х	x	HS	О3	x	х	Port D2	-	Analog input 3 [AFR2] Timer 52 - channel 3 [AFR1]
20	17	PD3/ AIN4/ TIM5_CH2/ ADC_ETR	I/O	x	х	х	HS	О3	х	х	Port D3	Analog input 4 Timer 52 - channel 2/ADC external trigger	-
1	18	PD4/ TIM5_CH1/ BEEP [UART1_CK]	I/O	x	X	X	HS	О3	X	X	Port D4	Timer 5 - channel 1/BEEP output	UART clock [AFR2]
2	19	PD5/ AIN5/ UART1_TX	I/O	x	Х	Х	HS	О3	X	Х	Port D5	Analog input 5/ UART1 data transmit	-
3	20	PD6/ AIN6/ UART1_RX	I/O	х	Х	Х	HS	О3	Х	Х	Port D6	Analog input 6/ UART1 data receive	-

^{1.} I/O pins used simultaneously for high current source/sink must be uniformly spaced around the package. In addition, the total driven current must respect the absolute maximum ratings (see Section 10.2: Absolute maximum ratings).

^{2.} When the MCU is in Halt/Active-halt mode, PA1 is automatically configured in input weak pull-up and cannot be used for waking up the device. In this mode, the output state of PA1 is not driven. It is recommended to use PA1 only in input mode if Halt/Active-halt is used in the application.

^{3.} In the open-drain output column, 'T' defines a true open-drain I/O (P-buffer, weak pull-up, and protection diode to VDD are not implemented)

^{4.} The PD1 pin is in input pull-up during the reset phase and after internal reset release.

5.4 STM8S903K3 UFQFPN32/LQFP32 and SDIP32 pinouts




Figure 5. STM8S903K3 UFQFPN32/LQFP32 pinout

- 1. (HS) high sink capability.
- 2. (T) True open drain (P-buffer and protection diode to V_{DD} not implemented).
- 3. [] alternate function remapping option (if the same alternate function is shown twice, it indicates an exclusive choice not a duplication of the function).

Table 6. STM8S903K3 UFQFPN32/LQFP32/SDIP32 pin descriptions (continued)


	32			I	Input	t		Out	put		_	ıte	, noi
SDIP32	LQFP/ UFQFP32	Pin name	Туре	floating	ndw	Ext. interrupt	High sink ⁽¹⁾	Speed	ОО	ЬР	Main function (after reset)	Default alternate function	Alternate function after remap [option bit]
12	7	PA3/TIM5_CH3 [SPI_NSS] [UART1_TX]	I/O	x	X	х	HS	О3	X	X	Port A3	Timer 5 channel 3	SPI master/ slave select [AFR1] /UART1 data transmit [AFR 1:0]
13	8	PF4 [UART1_RX]	I/O	Х	Х	-	-	01	Х	Х	Port F4	-	UART1 data receive [AFR1:0]
14	9	PB7	I/O	X	X	Х	-	01	Χ	X	Port B7	-	-
15	10	PB6	I/O	X	Х	Х	-	01	Х	Х	Port B6	-	-
16	11	PB5/ I2C_SDA [TIM1_BKIN]	I/O	x	-	Х	-	O1	T (3)	ı	Port B5	I2C data	Timer 1 - break input [AFR4]
17	12	PB4/ I2C_SCL [ADC_ETR]	I/O	X	-	Х	-	01	Т	-	Port B4	I2C clock	ADC external trigger [AFR4]
18	13	PB3/ AIN3/TIM1_ETR	I/O	x	Х	х	HS	О3	Х	х	Port B3	Analog input 3/ Timer 1 external trigger	-
19	14	PB2/ AIN2/ TIM1_CH3N	I/O	х	Х	Х	HS	О3	Х	Х	Port B2	Analog input 2/ Timer 1 - inverted channel 3	-
20	15	PB1/ AIN1/ TIM1_CH2N	I/O	x	Х	Х	HS	О3	Х	Х	Port B1	Analog input 1/ Timer 1 - inverted channel 2	-
21	16	PB0/ AIN0/ TIM1_CH1N	I/O	х	Х	х	HS	O3	Х	Х	Port B0	Analog input 0/ Timer 1 - inverted channel 1	-
22	17	PE5/ SPI_NSS [TIM1_CH1N]	I/O	x	X	X	HS	О3	Х	X	Port E5	SPI master/slave select	Timer 1 - inverted channel 1 [AFR1:0]
23	18	PC1/ TIM1_CH1/ UART1_CK [TIM1_CH2N]	I/O	x	Х	х	HS	О3	Х	Х	Port C1	Timer 1 - channel 1 UART1 clock	Timer 1 - inverted channel 2 [AFR1:0]



6 Memory and register map

6.1 Memory map

Figure 7. Memory map



6.2.2 General hardware register map

Table 8. General hardware register map

Address	Block	Register label	Register name	Reset status				
0x00 501E to 0x00 5059		Reser	ved area (60 byte)					
0x00 505A		FLASH_CR1	Flash control register 1	0x00				
0x00 505B		FLASH_CR2	Flash control register 2	0x00				
0x00 505C		FLASH_NCR2	Flash complementary control register 2	0xFF				
0x00 505D	Flash	FLASH_FPR	Flash protection register	0x00				
0x00 505E		FLASH_NFPR	Flash complementary protection register	0xFF				
0x00 505F		FLASH_IAPSR	Flash in-application programming status register	0x00				
0x00 5060 to 0x00 5061		Reserved area (2 byte)						
0x00 5062	Flash	FLASH_PUKR	Flash program memory unprotection register	0x00				
0x00 5063		Reserved area (1 byte)						
0x00 5064	Flash	FLASH_DUKR	Data EEPROM unprotection register	0x00				
0x00 5065 to 0x00 509F		Reser	ved area (59 byte)					
0x00 50A0	ITC	EXTI_CR1	External interrupt control register 1	0x00				
0x00 50A1	ПС	EXTI_CR2	External interrupt control register 2	0x00				
0x00 50A2 to 0x00 50B2		Reser	ved area (17 byte)					
0x00 50B3	RST	RST_SR	Reset status register	0xXX ⁽¹⁾				
0x00 50B4 to 0x00 50BF		Reser	ved area (12 byte)					
0x00 50C0	CLK	CLK_ICKR	Internal clock control register	0x01				
0x00 50C1	CLK	CLK_ECKR	External clock control register	0x00				
0x00 50C2		Rese	rved area (1 byte)					

8 Option byte

Option byte contain configurations for device hardware features as well as the memory protection of the device. They are stored in a dedicated block of the memory. Except for the ROP (read-out protection) byte, each option byte has to be stored twice, in a regular form (OPTx) and a complemented one (NOPTx) for redundancy.

Option byte can be modified in ICP mode (via SWIM) by accessing the EEPROM address shown in the table below.

Option byte can also be modified 'on the fly' by the application in IAP mode, except the ROP option that can only be modified in ICP mode (via SWIM).

Refer to the STM8S Flash programming manual (PM0051) and STM8 SWIM communication protocol and debug module user manual (UM0470) for information on SWIM programming procedures.

Table 11. Option byte

A -1 -1	Option	Option		Option bits								
Addr.	name	byte no.	7	6	5	4	3	2	1	0	default setting	
0x4800	Read-out protection (ROP)	ОРТ0				F	ROP [7:0]				0x00	
0x4801	User boot	OPT1		UBC [7:0]						0x00		
0x4802	code (UBC)	NOPT1				N	UBC [7:0]				0xFF	
0x4803	Alternate	OPT2	AFR7	AFR6	AFR5	AFR4	AFR3	AFR2	AFR1	AFR0	0x00	
0x4804	function remapping (AFR)	NOPT2	NAFR7	NAFR7 NAFR6 NAFR5			NAFR3	NAFR2	NAFR1	NAFR0	0xFF	
0x4805h	Miss option	OPT3		Reserved		HSI TRIM	LSI_EN	IWDG _HW	WWDG _HW	WWDG _HALT	0x00	
0x4806	Misc. option	NOPT3		Reserved		NHSI TRIM	NLSI _EN	NIWDG _HW	NWWDG _HW	NWWG _HALT	0xFF	
0x4807	Clock option	OPT4		Res	erved		EXT CLK	CKAWU SEL	PRS C1	PRS C0	0x00	
0x4808	Сюск ориоп	NOPT4		Reserved NEXT NCKA WUSEL NPRSC1 NPR SC0					NPR SC0	0xFF		
0x4809	HSE clock	OPT5		HSECNT [7:0]						0x00		
0x480A	startup	NOPT5				NHS	SECNT [7:0]				0xFF	

9 Unique ID

The devices feature a 96-bit unique device identifier which provides a reference number that is unique for any device and in any context. The 96 bits of the identifier can never be altered by the user.

The unique device identifier can be read in single byte and may then be concatenated using a custom algorithm.

The unique device identifier is ideally suited:

- For use as serial numbers
- For use as security keys to increase the code security in the program memory while
 using and combining this unique ID with software cryptographic primitives and
 protocols before programming the internal memory.
- To activate secure boot processes

Table 17. Unique ID registers (96 bits)

Address	Content description				Unique	ID bits				
		7	6	5	4	3	2	1	0	
0x4865	X co-ordinate on				U_ID	[7:0]				
0x4866	the wafer	U_ID[15:8]								
0x4867	Y co-ordinate on		U_ID[23:16]							
0x4868	the wafer	U_ID[31:24]								
0x4869	Wafer number	U_ID[39:32]								
0x486A					U_ID[47:40]				
0x486B					U_ID[55:48]				
0x486C					U_ID[63:56]				
0x486D	Lot number				U_ID[71:64]				
0x486E		U_ID[79:72] U_ID[87:80]								
0x486F										
0x4870		U_ID[95:88]								

Total current consumption in wait mode

Table 25. Total current consumption in wait mode at V_{DD} = 5 V

Symbol	Parameter	Condition	ons	Тур	Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	1.6	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3	
	Supply		HSI RC osc. (16 MHz)	0.89	1.1	A
IDD(WFI)	current in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA
		f _{CPU} = f _{MASTER} /s128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54	

^{1.} Guaranteed by characterization results.

Table 26. Total current consumption in wait mode at V_{DD} = 3.3 V

Symbol	Parameter	Condition	ons	Тур	Max ⁽¹⁾	Unit
			HSE crystal osc. (16 MHz)	1.1	-	
		f _{CPU} = f _{MASTER} = 16 MHz	HSE user ext. clock (16 MHz)	1.1	1.3	
	Supply		HSI RC osc. (16 MHz)	0.89	1.1	
IDD(WFI)	current in wait mode	f _{CPU} = f _{MASTER} /128 = 125 kHz	HSI RC osc. (16 MHz)	0.7	0.88	mA
		f _{CPU} = f _{MASTER} /s128 = 15.625 kHz	HSI RC osc. (16 MHz/8) ⁽²⁾	0.45	0.57	
		f _{CPU} = f _{MASTER} = 128 kHz	LSI RC osc. (128 kHz)	0.4	0.54	

^{1.} Guaranteed by characterization results.

^{2.} Default clock configuration measured with all peripherals off.

^{2.} Default clock configuration measured with all peripherals off.

Total current consumption in active halt mode

Table 27. Total current consumption in active halt mode at V_{DD} = 5 V

			Conditio	ns				
Symbol	Parameter	Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	Max at 85 °C ⁽¹⁾	Max at 85 °C ⁽¹⁾	Unit
			Operating mode	HSE crystal osc. (16 MHz)	1030	-	-	
			Operating mode	LSI RC osc. (128 kHz)	200	260	300	
	Supply current in	On	Power down mode	HSE crystal osc. (16 MHz)	970	-	-	
I _{DD(AH)}	active halt mode		Power down mode	LSI RC osc. (128 kHz)	150	200	230	μА
			Operating mode	LSI RC osc. (128 kHz)	66	85	110	
		Off	Power down mode	LSI RC osc. (128 kHz)	10	20	40	

- 1. Guaranteed by characterization results.
- 2. Configured by the REGAH bit in the CLK_ICKR register.
- 3. Configured by the AHALT bit in the FLASH_CR1 register.

Table 28. Total current consumption in active halt mode at V_{DD} = 3.3 V

			Conditio	ns				
Symbol	Parameter	Main voltage regulator (MVR) ⁽²⁾	Flash mode ⁽³⁾	Clock source	Тур	Max at 85 °C ⁽¹⁾	Max at 85 °C ⁽¹⁾	Unit
			Operating mode	HSE crystal osc. (16 MHz)	550	-	-	
			Operating mode	LSI RC osc. (128 kHz)	200	260	290	
1==	Supply current in	On	Power down mode	HSE crystal osc. (16 MHz)	970	-	-	μA
I _{DD(AH)}	active halt mode		Power down mode	LSI RC osc. (128 kHz)	150	200	230	μΛ
			Operating mode	LSI RC osc. (128 kHz)	66	80	105	
		Off	Power down mode	LSI RC osc. (128 kHz)	10	18	35	

- 1. Guaranteed by characterization results.
- 2. Configured by the REGAH bit in the CLK_ICKR register.
- 3. Configured by the AHALT bit in the FLASH_CR1 register.

HSE crystal/ceramic resonator oscillator

The HSE clock can be supplied with a 1 to 16 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph is based on characterization results with specified typical external components. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details (frequency, package, accuracy...).

Table 35. HSE oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE}	External high speed oscillator frequency	-	1	-	16	MHz
R _F	Feedback resistor	-	-	220	-	kΩ
C ⁽¹⁾	Recommended load capacitance ⁽²⁾	-	-	-	20	pF
1	HSE oscillator power	C = 20 pF f _{OSC} = 16 MHz	-	-	6 (start up) 1.6 (stabilized) ⁽³⁾	mA
I _{DD(HSE)}	consumption	C = 10 pF f _{OSC} = 16 MHz	-	-	6 (start up) 1.2 (stabilized) ⁽³⁾	IIIA
g _m	Oscillator transconductance	-	5	-	-	mA/V
t _{SU(HSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized	-	1	-	ms

^{1.} C is approximately equivalent to 2 x crystal Cload.



^{2.} The oscillator selection can be optimized in terms of supply current using a high quality resonator with small Rm value. Refer to crystal manufacturer for more details

^{3.} Guaranteed by characterization results.

^{4.} t_{SU(HSE)} is the start-up time measured from the moment it is enabled (by software) to a stabilized 16 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.


Low speed internal RC oscillator (LSI)

Subject to general operating conditions for V_{DD} and $T_{A}. \\$

Table 37. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSI}	Frequency	-	110	128	150	kHz
t _{su(LSI)}	LSI oscillator wakeup time	-		-	7	μs
IDD(LSI)	LSI oscillator power consumption	-	-	5	-	μΑ








Figure 41. SPI timing diagram - master mode

1. Measurement points are at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD} .






Figure 44. Typical application with ADC

1. Legend: R_{AIN} = external resistance, C_{AIN} = capacitors, C_{samp} = internal sample and hold capacitor.



This test conforms to the EIA/JESD 78 IC latch-up standard. For more details, refer to the application note AN1181.

Table 53. Electrical sensitivities

Symbol	Parameter	Conditions	Class ⁽¹⁾
		T _A = 25 °C	
LU	Static latch-up class	T _A = 85 °C	Α
		T _A = 125 °C	

Class description: A Class is an STMicroelectronics internal specification. All its limits are higher than the JEDEC specifications, that means when a device belongs to class A it exceeds the JEDEC standard. B class strictly covers all the JEDEC criteria (international standard).



12.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the order code (see *Section 13: Ordering information*).

The following example shows how to calculate the temperature range needed for a given application.

Assuming the following application conditions:

Maximum ambient temperature T_{Amax} = 75°C (measured according to JESD51-2), I_{DDmax} = 8 mA, V_{DD} = 5 V, maximum 20 I/Os used at the same time in output at low level with

```
I_{OL} = 8 \text{ mA}, V_{OL} = 0.4 \text{ V}
P_{INTmax} = 8 \text{ mA } x \text{ 5 V} = 400 \text{ mW}
P_{IOmax} = 20 \text{ x 8 mA } x \text{ 0.4 V} = 64 \text{ mW}
This gives: P_{INTmax} = 400 \text{ mW} and P_{IOmax} = 64 \text{ mW}:
P_{Dmax} = 400 \text{ mW} + 64 \text{ mW}
Thus: P_{Dmax} = 464 \text{ mW}.
```

Using the values obtained in *Table 60: Thermal characteristics on page 107* T_{Jmax} is calculated as follows:

```
For LQFP32 60 °C/W T_{Jmax} = 75 \text{ °C} + (60 \text{ °C/W} \times 464 \text{ mW}) = 75 \text{ °C} + 27.8 \text{ °C} = 102.8 \text{ °C}
```


This is within the range of the suffix 6 version parts (-40 < T_J < 105 °C).

Parts must be ordered at least with the temperature range suffix 6.

OTP2 alternate function remapping for STM8S903K3

Do not use more than one remapping option in the same port.

AFR1, AFR0 (check only one option)	[] 00: Remapping options inactive. Default alternate functions used. Refer to pinout description. [] 01: Port C5 alternate function = TIM5_CH1, port C6 alternate function = TIM1_CH1, and port C7 alternate function = TIM1_CH2. [] 10: Port A3 alternate function = SPI_NSS and port D2 alternate function = TIM5_CH3. [] 11: Port D2 alternate function = TIM5_CH3, port C5 alternate function = TIM5_CH1, port C6 alternate function = TIM1_CH1, port C7 alternate function = TIM1_CH2, port C2 alternate function = TIM1_CH3N, port C1 alternate function = TIM1_CH2N, port A3 alternate function = UART1_TX, and port F4 alternate function = UART1_RX.
AFR2 (check only one option)	[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description. [] 1: Port C4 alternate function = AIN2, port D2 alternate function = AIN3, port D4 alternate function = UART1_CK.
AFR3 (check only one option)	[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description. [] 1: Port C3 alternate function = TLI.
AFR4 (check only one option)	[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description. [] 1: Port B4 alternate function = ADC_ETR, port B5 alternate function = TIM1_BKIN.
AFR5 (check only one option)	[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description. [] 1: Port D0 alternate function = CLK_CCO.
AFR6 (check only one option)	[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description. [] 1: Port D7 alternate function = TIM1_CH4.
AFR7 (check only one option)	[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description. [] 1: Port C3 alternate function = TIM1_CH1N, port C4 alternate function = TIM1_CH2N.



14 STM8 development tools

Development tools for the STM8 microcontrollers include the full-featured STice emulation system supported by a complete software tool package including C compiler, assembler and integrated development environment with high-level language debugger. In addition, the STM8 is to be supported by a complete range of tools including starter kits, evaluation boards and a low-cost in-circuit debugger/programmer.

14.1 Emulation and in-circuit debugging tools

The STice emulation system offers a complete range of emulation and in-circuit debugging features on a platform that is designed for versatility and cost-effectiveness. In addition, STM8 application development is supported by a low-cost in-circuit debugger/programmer.

The STice is the fourth generation of full featured emulators from STMicroelectronics. It offers new advanced debugging capabilities including profiling and coverage to help detect and eliminate bottlenecks in application execution and dead code when fine tuning an application.

In addition, STice offers in-circuit debugging and programming of STM8 microcontrollers via the STM8 single wire interface module (SWIM), which allows non-intrusive debugging of an application while it runs on the target microcontroller.

For improved cost effectiveness, STice is based on a modular design that allows you to order exactly what you need to meet your development requirements and to adapt your emulation system to support existing and future ST microcontrollers.

14.1.1 STice key features

- Occurrence and time profiling and code coverage (new features),
- Advanced breakpoints with up to 4 levels of conditions,
- Data breakpoints.
- Program and data trace recording up to 128 KB records,
- Read/write on the fly of memory during emulation,
- In-circuit debugging/programming via SWIM protocol,
- 8-bit probe analyzer,
- 1 input and 2 output triggers,
- Power supply follower managing application voltages between 1.62 to 5.5 V,
- Modularity that allows you to specify the components you need to meet your development requirements and adapt to future requirements.
- Supported by free software tools that include integrated development environment (IDE), programming software interface and assembler for STM8.

14.3 Programming tools

During the development cycle, STice provides in-circuit programming of the STM8 Flash microcontroller on the application board via the SWIM protocol. Additional tools include a low-cost in-circuit programmer as well as ST socket boards, which provide dedicated programming platforms with sockets for the STM8 programming.

For production environments, programmers will include a complete range of gang and automated programming solutions from third-party tool developers already supplying programmers for the STM8 family.

