



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	STM8
Core Size	8-Bit
Speed	16MHz
Connectivity	I <sup>2</sup> C, IrDA, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	28
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	640 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.95V ~ 5.5V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	32-LQFP
Supplier Device Package	32-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm8s903k3t6ctr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## 4.6 **Power management**

For efficient power management, the application can be put in one of four different lowpower modes. You can configure each mode to obtain the best compromise between lowest power consumption, fastest start-up time and available wakeup sources.

- Wait mode: In this mode, the CPU is stopped, but peripherals are kept running. The wakeup is performed by an internal or external interrupt or reset.
- Active halt mode with regulator on: In this mode, the CPU and peripheral clocks are stopped. An internal wakeup is generated at programmable intervals by the auto wake up unit (AWU). The main voltage regulator is kept powered on, so current consumption is higher than in active halt mode with regulator off, but the wakeup time is faster. Wakeup is triggered by the internal AWU interrupt, external interrupt or reset.
- Active halt mode with regulator off: This mode is the same as active halt with regulator on, except that the main voltage regulator is powered off, so the wake up time is slower.
- **Halt mode:** In this mode the microcontroller uses the least power. The CPU and peripheral clocks are stopped, the main voltage regulator is powered off. Wakeup is triggered by external event or reset.

## 4.7 Watchdog timers

The watchdog system is based on two independent timers providing maximum security to the applications.

Activation of the watchdog timers is controlled by option bytes or by software. Once activated, the watchdogs cannot be disabled by the user program without performing a reset.

#### Window watchdog timer

The window watchdog is used to detect the occurrence of a software fault, usually generated by external interferences or by unexpected logical conditions, which cause the application program to abandon its normal sequence.

The window function can be used to trim the watchdog behavior to match the application perfectly.

The application software must refresh the counter before time-out and during a limited time window.

A reset is generated in two situations:

- 1. Timeout: At 16 MHz CPU clock the time-out period can be adjusted between 75  $\mu$ s up to 64 ms.
- 2. Refresh out of window: The downcounter is refreshed before its value is lower than the one stored in the window register.



#### Independent watchdog timer

The independent watchdog peripheral can be used to resolve processor malfunctions due to hardware or software failures.

It is clocked by the 128 kHz LSI internal RC clock source, and thus stays active even in case of a CPU clock failure

The IWDG time base spans from 60  $\mu$ s to 1 s.

### 4.8 Auto wakeup counter

- Used for auto wakeup from active halt mode,
- Clock source: Internal 128 kHz internal low frequency RC oscillator or external clock,
- LSI clock can be internally connected to TIM1 input capture channel 1 for calibration.

#### 4.9 Beeper

The beeper function outputs a signal on the BEEP pin for sound generation. The signal is in the range of 1, 2 or 4 kHz.

The beeper output port is only available through the alternate function remap option bit AFR7.

## 4.10 TIM1 - 16-bit advanced control timer

This is a high-end timer designed for a wide range of control applications. With its complementary outputs, dead-time control and center-aligned PWM capability, the field of applications is extended to motor control, lighting and half-bridge driver

- 16-bit up, down and up/down autoreload counter with 16-bit prescaler
- Four independent capture/compare channels (CAPCOM) configurable as input capture, output compare, PWM generation (edge and center aligned mode) and single pulse mode output
- Synchronization module to control the timer with external signals or to synchronize with TIM5 or TIM6
- Break input to force the timer outputs into a defined state
- Three complementary outputs with adjustable dead time
- Encoder mode
- Interrupt sources: 3 x input capture/output compare, 1 x overflow/update, 1 x break
- •



Address	Block	Register label	Register name	Reset status
0x00 5208 to 0x00 520F		Rese	ved area (8 byte)	
0x00 5210		I2C_CR1	I2C control register 1	0x00
0x00 5211		I2C_CR2	I2C control register 2	0x00
0x00 5212		I2C_FREQR	I2C frequency register	0x00
0x00 5213		I2C_OARL	I2C Own address register low	0x00
0x00 5214		I2C_OARH	I2C Own address register high	0x00
0x00 5215				
0x00 5216		I2C_DR	I2C data register	0x00
0x00 5217	I2C	I2C_SR1	I2C status register 1	0x00
0x00 5218		I2C_SR2	I2C status register 2	0x00
0x00 5219		I2C_SR3	I2C status register 3	0x0X
0x00 521A		I2C_ITR	I2C interrupt control register	0x00
0x00 521B		I2C_CCRL	I2C Clock control register low	0x00
0x00 521C		I2C_CCRH	I2C Clock control register high	0x00
0x00 521D		I2C_TRISER	I2C TRISE register	0x02
0x00 521E		I2C_PECR	I2C packet error checking register	0x00
0x00 521F to 0x00 522F		Reser	ved area (17 byte)	
0x00 5230		UART1_SR	UART1 status register	0xC0
0x00 5231		UART1_DR	UART1 data register	0xXX
0x00 5232		UART1_BRR1	UART1 baud rate register 1	0x00
0x00 5233		UART1_BRR2	UART1 baud rate register 2	0x00
0x00 5234		UART1_CR1	UART1 control register 1	0x00
0x00 5235	UART1	UART1_CR2	UART1 control register 2	0x00
0x00 5236		UART1_CR3	UART1 control register 3	0x00
0x00 5237		UART1_CR4	UART1 control register 4	0x00
0x00 5238		UART1_CR5	UART1 control register 5	0x00
0x00 5239		UART1_GTR	UART1 guard time register	0x00
0x00 523A		UART1_PSCR	UART1 prescaler register	0x00
0x00 523B to 0x00 523F		Reser	ved area (21 byte)	

Table 8. General hardware register map (continued)



Address	Block	Register label	Register name	Reset status
0x00 5300		TIM5_CR1	TIM5 control register 1	0x00
0x00 5301	-	TIM5_CR2	TIM5 control register 2	0x00
0x00 5302		TIM5_SMCR	TIM5 slave mode control register	0x00
0x00 5303		TIM5_IER	TIM5 Interrupt enable register	0x00
0x00 5304		TIM5_SR1	TIM5 status register 1	0x00
0x00 5305		TIM5_SR2	TIM5 status register 2	0x00
0x00 5306		TIM5_EGR	TIM5 event generation register	0x00
0x00 5307		TIM5_CCMR1	TIM5 capture/compare mode register 1	0x00
0x00 5308		TIM5_CCMR2	TIM5 capture/compare mode register 2	0x00
0x00 5309		TIM5_CCMR3	TIM5 capture/compare mode register 3	0x00
0x00 530A		TIM5_CCER1	TIM5 capture/compare enable register 1	0x00
0x00 530B	TIM5	TIM5_CCER2	TIM5 capture/compare enable register 2	0x00
0x00 530C		TIM5_CNTRH	TIM5 counter high	0x00
0x00 530D		TIM5_CNTRL	TIM5 counter low	0x00
0x00 530E		TIM5_PSCR	TIM5 prescaler register	0x00
0x00 530F		TIM5_ARRH	TIM5 auto-reload register high	0xFF
0x00 5310		TIM5_ARRL	TIM5 auto-reload register low	0xFF
0x00 5311		TIM5_CCR1H	TIM5 capture/compare register 1 high	0x00
0x00 5312		TIM5_CCR1L	TIM5 capture/compare register 1 low	0x00
0x00 5313		TIM5_CCR2H	TIM5 capture/compare reg. 2 high	0x00
0x00 5314		TIM5_CCR2L	TIM5 capture/compare register 2 low	0x00
0x00 5315		TIM5_CCR3H	TIM5 capture/compare register 3 high	0x00
0x00 5316		TIM5_CCR3L	TIM5 capture/compare register 3 low	0x00
0x00 5317 to 0x00 533F		Reser	ved area (43 byte)	

Table 8. General hardware register map (continued)





Figure 14. Typ  $I_{DD(RUN)}$  vs.  $V_{DD}$  HSI RC osc,  $f_{CPU}$  = 16 MHz









Figure 16. Typ  $I_{DD(WFI)}$  vs.  $f_{CPU}$  HSE external clock,  $V_{DD}$  = 5 V





## **10.3.3** External clock sources and timing characteristics

#### HSE user external clock

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}.$ 

Table 34. HSE us	ser external clock	characteristics
------------------	--------------------	-----------------

Symbol	Parameter	Conditions	Min	Max	Unit
f <sub>HSE_ext</sub>	User external clock source frequency	-	0	16	MHz
V <sub>HSEH</sub> <sup>(1)</sup>	OSCIN input pin high level voltage	-	0.7 x V <sub>DD</sub>	V <sub>DD</sub> + 0.3 V	V
V <sub>HSEL</sub> <sup>(1)</sup>	OSCIN input pin low level voltage	-	V <sub>SS</sub>	0.3 x V <sub>DD</sub>	v
I <sub>LEAK_HSE</sub>	OSCIN input leakage current	$V_{SS}$ < $V_{IN}$ < $V_{DD}$	-1	+1	μA

1. Guaranteed by characterization results.







#### Figure 19. HSE oscillator circuit diagram

### HSE oscillator critical g<sub>m</sub> equation

 $g_{mcrit} = (2 \times \Pi \times f_{HSE})^2 \times R_m (2Co + C)^2$ 

 $R_m$ : Notional resistance (see crystal specification)  $L_m$ : Notional inductance (see crystal specification)  $C_m$ : Notional capacitance (see crystal specification) Co: Shunt capacitance (see crystal specification)  $C_{L1} = C_{L2} = C$ : Grounded external capacitance  $g_m \gg g_{mcrit}$ 



## Low speed internal RC oscillator (LSI)

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}.$ 

Table 37.	LSI	oscillator	characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>LSI</sub>	Frequency	-	110	128	150	kHz
t <sub>su(LSI)</sub>	LSI oscillator wakeup time	-	-	-	7	μs
IDD(LSI)	LSI oscillator power consumption	-	-	5	-	μA

#### 25°C 85°C -125°C 5.00% -45'C 4.00% 3.00% 2.00% % accuracy 1.00% 0.00% -1.00% -2.00% -3.00% -4.00% -5.00% 3.5 2 2.5 3 4 4.5 5 5.5 6 $V_{pp}(V)$

### Figure 21. Typical LSI frequency variation vs $V_{DD}$ @ 4 temperatures















## 10.3.7 Reset pin characteristics

Subject to general operating conditions for  $V_{\text{DD}}$  and  $T_{\text{A}}$  unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IL(NRST)</sub>	NRST input low level voltage <sup>(1)</sup>	-	-0.3	-	$0.3 \times V_{DD}$	
V <sub>IH(NRST)</sub>	NRST input high level voltage <sup>(1)</sup>	I <sub>OL</sub> = 2 mA	$0.7  ext{ x V}_{ ext{DD}}$	-	V <sub>DD</sub> +0.3	V
V <sub>OL(NRST)</sub>	NRST output low level voltage <sup>(1)</sup>	I <sub>OL</sub> = 3 mA	-	-	0.5	
R <sub>PU(NRST)</sub>	NRST pull-up resistor <sup>(2)</sup>	-	30	55	80	kΩ
t <sub>IFP(NRST)</sub>	NRST input filtered pulse <sup>(3)</sup>	-	-	-	75	ne
t <sub>INFP(NRST)</sub>	NRST Input not filtered pulse <sup>(3)</sup>	-	500	-	-	115
t <sub>OP(NRST)</sub>	NRST output pulse <sup>(3)</sup>	-	20	-	-	μs

|--|

1. Guaranteed by characterization results.

2. The  $R_{PU}$  pull-up equivalent resistor is based on a resistive transistor.

3. Guaranteed by design.

## Figure 35. Typical NRST $V_{IL}$ and $V_{IH}$ vs $V_{DD}$ @ 4 temperatures







Figure 38. Recommended reset pin protection

## 10.3.8 SPI serial peripheral interface

Unless otherwise specified, the parameters given in *Table 45* are derived from tests performed under ambient temperature,  $f_{MASTER}$  frequency and  $V_{DD}$  supply voltage conditions.  $t_{MASTER} = 1/f_{MASTER}$ .

Refer to I/O port characteristics for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Мах	Unit
f <sub>SCK</sub>	f <sub>SCK</sub> 1/t <sub>c(SCK)</sub> SPI clock frequency	Master mode	0	8	MНт
1/t <sub>c(SCK)</sub>		Slave mode	0	7	IVIFIZ

Table 45. SPI characteristics



Symbol	Parameter	Conditions <sup>(1)</sup>	Min	Мах	Unit
t <sub>r(SCK</sub> ) t <sub>f(SCK)</sub>	SPI clock rise and fall time	Capacitive load: C = 30 pF	-	25	
t <sub>su(NSS)</sub> <sup>(2)</sup>	NSS setup time	Slave mode	4 * t <sub>MASTER</sub>	-	
t <sub>h(NSS)</sub> <sup>(2)</sup>	NSS hold time	Slave mode	70	-	
t <sub>w(SCKH)</sub> (2) t <sub>w(SCKL)</sub> (2)	SCK high and low time	Master mode	t <sub>SCK</sub> /2 - 15	t <sub>SCK</sub> /2 + 15	
t <sub>su(MI)</sub> <sup>(2)</sup>	Data input actus time	Master mode	5	-	
t <sub>su(SI)</sub> <sup>(2)</sup>	Data input setup time	Slave mode	5	-	
t <sub>h(MI)</sub> (2)	Data insuit hald time	Master mode	7	-	
$t_{h(SI)}^{(2)}$	Data input noid time	Slave mode	10	-	ns
t <sub>a(SO)</sub> <sup>(2)(3)</sup>	Data output access time	Slave mode	-	3* t <sub>MASTER</sub>	
t <sub>dis(SO)</sub> <sup>(2)(4)</sup>	Data output disable time	Slave mode	25	-	
t <sub>v(SO)</sub> <sup>(2)</sup>	Data output valid time	Slave mode (after enable edge)	-	65	
t <sub>v(MO)</sub> <sup>(2)</sup>	Data output valid time	Master mode (after enable edge)	-	30	
t <sub>h(SO)</sub> <sup>(2)</sup>	Data output hold time	Slave mode (after enable edge)	27	-	
t <sub>h(MO)</sub> <sup>(2)</sup>		Master mode (after enable edge)	11	-	

Table 45. SPI characteristics (continued)

1. Parameters are given by selecting 10 MHz I/O output frequency.

2. Values based on design simulation and/or characterization results, and not tested in production.

3. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.

4. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z.



# **13** Ordering information

Figure 63. STM8S903K3/F3	access li	ne or	dering	g inf	orma	ation	sch	neme <sup>(1</sup>	1)
Evennlei	OTMO	0	002	K	2	Ŧ	0	0	тр
Example:	SIM8	5	903	ĸ	3	1	6 	L I	IR
STM8 microcontroller									
Family type S = Standard									
Sub-family type 903 = 903 sub-family									
Pin count K = 32 pins F= 20 pins									
Program memory size 3 = 8 Kbytes									
Package type $B = SDIP$ $T = LQFP$ $U = VFQFPN$ $P = TSSOP$ $M = SO$ Temperature range $3 = -40$ to $125 °C$ $6 = -40$ to $85 °C$ Package pitchBlank = 0.5 to 0.65 mm <sup>(2)</sup>									
$C = 0.8 \text{ mm}^{(3)}$									
Packing No character = Tray or tube TR = Tape and reel									
1 A dedicated ordering information ophome	will be release	ad if i	- 41 5-14				~~~~~		

 A dedicated ordering information scheme will be released if, in the future, memory programming service (FastROM) is required The letter "P" will be added after STM8S. Three unique letters identifying the customer application code will also be visible in the codification. Example: STM8SP903K3MACTR.

2. UFQFPN, TSSOP, and SO packages.

3. LQFP package.



DocID15590 Rev 11

For a list of available options (for example memory size, package) and orderable part numbers or for further information on any aspect of this device, please go to *www.st.com* or contact the ST Sales Office nearest to you.

## 13.1 STM8S903K3/F3 FASTROM microcontroller option list

(last update: April 2010)

Customer	
Address	
Contact	
Phone number	
FASTROM code reference <sup>(1)</sup>	

1. The FASTROM code name is assigned by STMicroelectronics.

The preferable format for programing code is .Hex (.s19 is accepted)

If data EEPROM programing is required, a separate file must be sent with the requested data.

Note: See the option byte section in the datasheet for authorized option byte combinations and a detailed explanation. Do not use more than one remapping option in the same port. It is forbidden to enable both AFR1 and AFR0.

#### Device type/memory size/package (check only one option)

FASTROM device	8 Kbyte
TSSOP20	[] STM8S903F3
SO20W	[] STM8S903F3
UFQFPN20	[] STM8S903F3
LQFP32	[] STM8S903K3
UFQFPN32	[] STM8S903K3

#### Conditioning (check only one option)

[] Tape and reel or [] Tray

#### Special marking (check only one option)

[] No [] Yes

Authorized characters are letters, digits, '.', '-', '/' and spaces only. Maximum character counts are:

LQFP32: 2 lines of 7 characters max: "\_\_\_\_\_" and "\_\_\_\_\_" TSSOP20: 1 line of 10 characters max: "\_\_\_\_\_" SO20: 1 line of 13 characters max: "\_\_\_\_\_" UFQFPN32: 1 line of 7 characters max: "\_\_\_\_\_" UFQFPN20: 1 line of 4 characters max: "\_\_\_\_\_"

DocID15590 Rev 11



## OTP2 alternate function remapping for STM8S903K3

Do not use more than one remapping option in the same port.

AFR1, AFR0 (check only one option)	<ul> <li>[] 00: Remapping options inactive. Default alternate functions used. Refer to pinout description.</li> <li>[] 01: Port C5 alternate function = TIM5_CH1, port C6 alternate function = TIM1_CH1, and port C7 alternate function = TIM1_CH2.</li> <li>[] 10: Port A3 alternate function = SPI_NSS and port D2 alternate function = TIM5_CH3.</li> <li>[] 11: Port D2 alternate function = TIM5_CH3, port C5 alternate function = TIM5_CH1, port C6 alternate function = TIM5_CH3, port C5 alternate function = TIM5_CH1, port C6 alternate function = TIM1_CH1 port C7 alternate function = TIM1_CH2, port C2 alternate function = TIM1_CH2, port C2 alternate function = TIM1_CH2, port C4 alternate function = UART1_TX, and port F4 alternate function = UART1_RX.</li> </ul>	
AFR2 (check only one option)	<ul> <li>[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description.</li> <li>[] 1: Port C4 alternate function = AIN2, port D2 alternate function = AIN3, port D4 alternate function = UART1_CK.</li> </ul>	
AFR3 (check only one option)	<ul><li>[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description.</li><li>[] 1: Port C3 alternate function = TLI.</li></ul>	
AFR4 (check only one option)	<ul> <li>[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description.</li> <li>[] 1: Port B4 alternate function = ADC_ETR, port B5 alternate function = TIM1_BKIN.</li> </ul>	
AFR5 (check only one option)	<ul><li>[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description.</li><li>[] 1: Port D0 alternate function = CLK_CCO.</li></ul>	
AFR6 (check only one option)	<ul><li>[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description.</li><li>[] 1: Port D7 alternate function = TIM1_CH4.</li></ul>	
AFR7 (check only one option)	[] 0: Remapping option inactive. Default alternate functions used. Refer to pinout description. [] 1: Port C3 alternate function = TIM1_CH1N, port C4 alternate function = TIM1_CH2N.	



## 14.2 Software tools

STM8 development tools are supported by a complete, free software package from STMicroelectronics that includes ST Visual Develop (STVD) IDE and the ST Visual Programmer (STVP) software interface. STVD provides seamless integration of the Cosmic and Raisonance C compilers for STM8, which are available in a free version that outputs up to 16 Kbytes of code.

#### 14.2.1 STM8 toolset

The STM8 toolset with STVD integrated development environment and STVP programming software is available for free download at *www.st.com*. This package includes:

#### ST visual develop

Full-featured integrated development environment from STMicroelectronics, featuring:

- Seamless integration of C and ASM toolsets
- Full-featured debugger
- Project management
- Syntax highlighting editor
- Integrated programming interface
- Support of advanced emulation features for STice such as code profiling and coverage

#### ST visual programmer (STVP)

Easy-to-use, unlimited graphical interface allowing read, write and verification of the STM8 Flash program memory, data EEPROM and option bytes. STVP also offers project mode for the saving of programming configurations and the automation of programming sequences.

#### 14.2.2 C and assembly toolchains

Control of C and assembly toolchains is seamlessly integrated into the STVD integrated development environment, making it possible to configure and control the building of user applications directly from an easy-to-use graphical interface.

Available toolchains include:

#### C compiler for STM8

Available in a free version that outputs up to 16 Kbytes of code. For more information, see www.cosmic-software.com.

#### STM8 assembler linker

Free assembly toolchain included in the STVD toolset, used to assemble and link the user application source code.



	Date	Revision	Changes
		3	Added SO20W, TSSOP20, SDIP32, and UFQFPN32 packages.
			Undated the document status to full datashoot
			Updated the definition of alternate function remapping option in <i>Table 4: Legend/abbreviations for pinout tables</i> .
			Updated Px_IDR reset value in <i>Table 7: I/O port</i> hardware register map.
			Removed ESR low limit and update high limit for CEXT conditions in <i>Table 21: General operating conditions</i> .
	22-Apr-2010		Updated VCAP and ESR low limit, added ESL parameter, as well as PD in <i>Table 21: General operating conditions</i> .
			Changed ESD to FESD (functional ESD); added name of AN1709; replaced IEC 1000 with IEC 61000 in <i>Table 50: EMS data</i>
			Replaced IEC 1000 with IEC 61000, added title of AN1015, and added footnote to <i>Table 51: EMI data</i> .
			Replaced J 1752/3 with IEC 61967-2 and updated data of <i>Table 51: EMI data</i> .
			Removed note 3 related to Accuracy of HSI oscillator.
			Updated $\Theta_{JA}$ in Table 13: STM8S903K3 alternate function remapping bits [7:2] for 32-pin packages.
			Changed $\Theta_{JA}$ to 60°C/W in Section 12.2: Selecting the product temperature range.
			In Section 13: Ordering information, replaced package pitch digit by VFQFPN/UFQFPN package, and added footnote regarding possible future release of a dedicated ordering information scheme. Added SO20W, TSSOP20, SDIP32, and UFQFPN32.
			Added Section 13.1: STM8S903K3/F3 FASTROM microcontroller option list.
	30-Apr-2010	4	Modified PD at TA = 85 °C for SO20W in <i>Table 21:</i> <i>General operating conditions</i> .



Date	Revision	Changes
28-Jul-2011	6	Added note for OPT1 option list. Updated OPT2 option list for STM8S903K3 and created OPT2 option list for STM8S903F3 in Section 13.1: STM8S903K3/F3 FASTROM microcontroller option list. Updated UART1 interrupt vector addresses in Table 10: Interrupt mapping. Updated note related to true open-drain outputs in Table 6: STM8S903K3 UFQFPN32/LQFP32/SDIP32 pin descriptions and Table 5: TSSOP20/SO20/UFQFPN20 pin descriptions. Added UFQFPN20 package. Removed CLK_CANCCR register from Table 8: General hardware register map. Added note for Px_IDR registers in Table 7: I/O port hardware register map. Updated the caption of Figure 63: STM8S903K3/F3 access line ordering information scheme <sup>(1)</sup> . Removed Typical HSI accuracy curve in High speed internal RC oscillator (HSI) Updated the value of recommended external capacitor to 100 nF in Table 44: NRST pin characteristics. Updated the disclaimer.
04-Apr-2012	7	Renamed internal reference voltage as internal bandgap reference voltage. Updated notes related to VCAP in <i>Table 21: General</i> <i>operating conditions</i> . Added values of t <sub>R</sub> /t <sub>F</sub> for 50 pF load capacitance, and updated note in <i>Table 40: I/O static characteristics</i> . Updated typical and maximum values of RPU in <i>Table 40: I/O static characteristics</i> and <i>Table 44: NRST</i> <i>pin characteristics</i> . Changed SCK input to SCK output in <i>Table 45: SPI</i> <i>characteristics</i> . Modified <i>Figure 51: UFQFPN20 - 20-lead, 3x3 mm, 0.5</i> <i>mm pitch, ultra thin fine pitch quad flat package outline</i> .
13-Jun-2012	8	Restored Figure 44: Typical application with ADC. Modified Figure 51: UFQFPN20 - 20-lead, 3x3 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package outline.

Table 61. Document revision history (continued)

