



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                               |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Last Time Buy                                                                                                                                                                 |
| Core Processor             | R32C/100                                                                                                                                                                      |
| Core Size                  | 16/32-Bit                                                                                                                                                                     |
| Speed                      | 50MHz                                                                                                                                                                         |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, IEBus, UART/USART                                                                                                                          |
| Peripherals                | DMA, LVD, PWM, WDT                                                                                                                                                            |
| Number of I/O              | 120                                                                                                                                                                           |
| Program Memory Size        | 384KB (384K x 8)                                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                                         |
| EEPROM Size                | 8K x 8                                                                                                                                                                        |
| RAM Size                   | 40K x 8                                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 3V ~ 5.5V                                                                                                                                                                     |
| Data Converters            | A/D 34x10b; D/A 2x8b                                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                             |
| Mounting Type              | Surface Mount                                                                                                                                                                 |
| Package / Case             | 144-LQFP                                                                                                                                                                      |
| Supplier Device Package    | 144-LFQFP (20x20)                                                                                                                                                             |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f64175dfd-ub">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f64175dfd-ub</a> |

**Table 1.7 Pin Characteristics for the 144-pin Package (1/4)**

| Pin No. | Control Pin | Port  | Interrupt Pin | Timer Pin   | UART/CAN Module Pin               | Intelligent I/O Pin        | Analog Pin | Bus Control Pin |
|---------|-------------|-------|---------------|-------------|-----------------------------------|----------------------------|------------|-----------------|
| 1       |             | P9_6  |               |             | TXD4/SDA4/SRXD4                   |                            | ANEX1      |                 |
| 2       |             | P9_5  |               |             | CLK4                              |                            | ANEX0      |                 |
| 3       |             | P9_4  |               | TB4IN       | CTS4/RTS4/SS4                     |                            | DA1        |                 |
| 4       |             | P9_3  |               | TB3IN       | CTS3/RTS3/SS3                     |                            | DA0        |                 |
| 5       |             | P9_2  |               | TB2IN       | TXD3/SDA3/SRXD3                   | OUTC2_0/ISTXD2/IEOUT       |            |                 |
| 6       |             | P9_1  |               | TB1IN       | RXD3/SCL3/STXD3                   | ISRXD2/IEIN                |            |                 |
| 7       |             | P9_0  |               | TB0IN       | CLK3                              |                            |            |                 |
| 8       |             | P14_6 | INT8          |             |                                   |                            |            |                 |
| 9       |             | P14_5 | INT7          |             |                                   |                            |            |                 |
| 10      |             | P14_4 | INT6          |             |                                   |                            |            |                 |
| 11      |             | P14_3 |               |             |                                   |                            |            |                 |
| 12      | VDC0        |       |               |             |                                   |                            |            |                 |
| 13      |             | P14_1 |               |             |                                   |                            |            |                 |
| 14      | VDC1        |       |               |             |                                   |                            |            |                 |
| 15      | NSD         |       |               |             |                                   |                            |            |                 |
| 16      | CNVSS       |       |               |             |                                   |                            |            |                 |
| 17      | XCIN        | P8_7  |               |             |                                   |                            |            |                 |
| 18      | XCOUT       | P8_6  |               |             |                                   |                            |            |                 |
| 19      | RESET       |       |               |             |                                   |                            |            |                 |
| 20      | XOUT        |       |               |             |                                   |                            |            |                 |
| 21      | VSS         |       |               |             |                                   |                            |            |                 |
| 22      | XIN         |       |               |             |                                   |                            |            |                 |
| 23      | VCC         |       |               |             |                                   |                            |            |                 |
| 24      |             | P8_5  | NMI           |             |                                   |                            |            |                 |
| 25      |             | P8_4  | INT2          |             |                                   |                            |            |                 |
| 26      |             | P8_3  | INT1          |             | CAN0IN/CAN0WU                     |                            |            |                 |
| 27      |             | P8_2  | INT0          |             | CAN0OUT                           |                            |            |                 |
| 28      |             | P8_1  |               | TA4IN/U     | CTS5/RTS5/SS5                     | IIO1_5/UD0B/UD1B           |            |                 |
| 29      |             | P8_0  |               | TA4OUT/U    | RXD5/SCL5/STXD5                   | UD0A/UD1A                  |            |                 |
| 30      |             | P7_7  |               | TA3IN       | CLK5/CAN0IN/CAN0WU                | IIO1_4/UD0B/UD1B           |            |                 |
| 31      |             | P7_6  |               | TA3OUT      | TXD5/SDA5/SRXD5/CTS8/RTS8/CAN0OUT | IIO1_3/UD0A/UD1A           |            |                 |
| 32      |             | P7_5  |               | TA2IN/W     | RXD8                              | IIO1_2                     |            |                 |
| 33      |             | P7_4  |               | TA2OUT/W    | CLK8                              | IIO1_1                     |            |                 |
| 34      |             | P7_3  |               | TA1IN/V     | CTS2/RTS2/SS2/TXD8                | IIO1_0                     |            |                 |
| 35      |             | P7_2  |               | TA1OUT/V    | CLK2                              |                            |            |                 |
| 36      |             | P7_1  |               | TA0IN/TB5IN | RXD2/SCL2/STXD2/MSCL              | IIO1_7/OUTC2_2/ISRXD2/IEIN |            |                 |

**Table 1.8 Pin Characteristics for the 144-pin Package (2/4)**

| Pin No. | Control Pin | Port  | Interrupt Pin | Timer Pin | UART/CAN Module Pin      | Intelligent I/O Pin             | Analog Pin | Bus Control Pin |
|---------|-------------|-------|---------------|-----------|--------------------------|---------------------------------|------------|-----------------|
| 37      |             | P7_0  |               | TA0OUT    | TXD2/SDA2/SRXD2/<br>MSDA | IIO1_6/OUTC2_0/<br>ISTXD2/IEOUT |            |                 |
| 38      |             | P6_7  |               |           | TXD1/SDA1/SRXD1          |                                 |            |                 |
| 39      | VCC         |       |               |           |                          |                                 |            |                 |
| 40      |             | P6_6  |               |           | RXD1/SCL1/STXD1          |                                 |            |                 |
| 41      | VSS         |       |               |           |                          |                                 |            |                 |
| 42      |             | P6_5  |               |           | CLK1                     |                                 |            |                 |
| 43      |             | P6_4  |               |           | CTS1/RTS1/SS1            | OUTC2_1/ISCLK2                  |            |                 |
| 44      |             | P6_3  |               |           | TXD0/SDA0/SRXD0          |                                 |            |                 |
| 45      |             | P6_2  |               | TB2IN     | RXD0/SCL0/STXD0          |                                 |            |                 |
| 46      |             | P6_1  |               | TB1IN     | CLK0                     |                                 |            |                 |
| 47      |             | P6_0  |               | TB0IN     | CTS0/RTS0/SS0            |                                 |            |                 |
| 48      |             | P13_7 |               |           |                          | OUTC2_7                         |            | D31             |
| 49      |             | P13_6 |               |           |                          | OUTC2_1/ISCLK2                  |            | D30             |
| 50      |             | P13_5 |               |           |                          | OUTC2_2/ISRXD2/<br>IEIN         |            | D29             |
| 51      |             | P13_4 |               |           |                          | OUTC2_0/ISTXD2/<br>IEOUT        |            | D28             |
| 52      |             | P5_7  |               |           | CTS7/RTS7                |                                 |            | RDY/CS3         |
| 53      |             | P5_6  |               |           | RXD7                     |                                 |            | ALE/CS2         |
| 54      |             | P5_5  |               |           | CLK7                     |                                 |            | HOLD            |
| 55      |             | P5_4  |               |           | TXD7                     |                                 |            | HLDA/CS1        |
| 56      |             | P13_3 |               |           |                          | OUTC2_3                         |            | D27             |
| 57      | VSS         |       |               |           |                          |                                 |            |                 |
| 58      |             | P13_2 |               |           |                          | OUTC2_6                         |            | D26             |
| 59      | VCC         |       |               |           |                          |                                 |            |                 |
| 60      |             | P13_1 |               |           |                          | OUTC2_5                         |            | D25             |
| 61      |             | P13_0 |               |           |                          | OUTC2_4                         |            | D24             |
| 62      |             | P5_3  |               |           |                          |                                 |            | CLKOUT/<br>BCLK |
| 63      |             | P5_2  |               |           |                          |                                 |            | RD              |
| 64      |             | P5_1  |               |           |                          |                                 |            | WR1/BC1         |
| 65      |             | P5_0  |               |           |                          |                                 |            | WR0/WR          |
| 66      |             | P12_7 |               |           |                          |                                 |            | D23             |
| 67      |             | P12_6 |               |           |                          |                                 |            | D22             |
| 68      |             | P12_5 |               |           |                          |                                 |            | D21             |
| 69      |             | P4_7  |               |           | TXD6/SDA6/SRXD6          |                                 |            | CS0/A23         |
| 70      |             | P4_6  |               |           | RXD6/SCL6/STXD6          |                                 |            | CS1/A22         |
| 71      |             | P4_5  |               |           | CLK6                     |                                 |            | CS2/A21         |
| 72      |             | P4_4  |               |           | CTS6/RTS6/SS6            |                                 |            | CS3/A20         |
| 73      |             | P4_3  |               |           | TXD3/SDA3/SRXD3          | OUTC2_0/ISTXD2/<br>IEOUT        |            | A19             |
| 74      | VCC         |       |               |           |                          |                                 |            |                 |

**Table 1.13 Pin Characteristics for the 100-pin Package (3/3)**

| Pin No. | Control Pin | Port  | Interrupt Pin | Timer Pin | UART/CAN Module Pin | Intelligent I/O Pin | Analog Pin | Bus Control Pin |
|---------|-------------|-------|---------------|-----------|---------------------|---------------------|------------|-----------------|
| 76      |             | P1_2  |               |           |                     | IIO0_2/IIO1_2       |            | D10             |
| 77      |             | P1_1  |               |           |                     | IIO0_1/IIO1_1       |            | D9              |
| 78      |             | P1_0  |               |           |                     | IIO0_0/IIO1_0       |            | D8              |
| 79      |             | P0_7  |               |           |                     |                     | AN0_7      | D7              |
| 80      |             | P0_6  |               |           |                     |                     | AN0_6      | D6              |
| 81      |             | P0_5  |               |           |                     |                     | AN0_5      | D5              |
| 82      |             | P0_4  |               |           |                     |                     | AN0_4      | D4              |
| 83      |             | P0_3  |               |           |                     |                     | AN0_3      | D3              |
| 84      |             | P0_2  |               |           |                     |                     | AN0_2      | D2              |
| 85      |             | P0_1  |               |           |                     |                     | AN0_1      | D1              |
| 86      |             | P0_0  |               |           |                     |                     | AN0_0      | D0              |
| 87      |             | P10_7 | KI3           |           |                     |                     | AN_7       |                 |
| 88      |             | P10_6 | KI2           |           |                     |                     | AN_6       |                 |
| 89      |             | P10_5 | KI1           |           |                     |                     | AN_5       |                 |
| 90      |             | P10_4 | KI0           |           |                     |                     | AN_4       |                 |
| 91      |             | P10_3 |               |           |                     |                     | AN_3       |                 |
| 92      |             | P10_2 |               |           |                     |                     | AN_2       |                 |
| 93      |             | P10_1 |               |           |                     |                     | AN_1       |                 |
| 94      | AVSS        |       |               |           |                     |                     |            |                 |
| 95      |             | P10_0 |               |           |                     |                     | AN_0       |                 |
| 96      | VREF        |       |               |           |                     |                     |            |                 |
| 97      | AVCC        |       |               |           |                     |                     |            |                 |
| 98      |             | P9_7  |               |           | RXD4/SCL4/STXD4     |                     | ADTRG      |                 |
| 99      |             | P9_6  |               |           | TXD4/SDA4/SRXD4     |                     | ANEX1      |                 |
| 100     |             | P9_5  |               |           | CLK4                |                     | ANEX0      |                 |

**Table 1.16 Pin Definitions and Functions (3/4)**

| Function                               | Symbol                                                                                                                                                                                                                                                                                                 | I/O | Description                                                                                                                                                                                                                                                                              |
|----------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| I/O port (1, 2)                        | P0_0 to P0_7,<br>P1_0 to P1_7,<br>P2_0 to P2_7,<br>P3_0 to P3_7,<br>P4_0 to P4_7,<br>P5_0 to P5_7,<br>P6_0 to P6_7,<br>P7_0 to P7_7,<br>P8_0 to P8_4,<br>P8_6, P8_7,<br>P9_0 to P9_7,<br>P10_0 to P10_7,<br>P11_0 to P11_4,<br>P12_0 to P12_7,<br>P13_0 to P13_7,<br>P14_3 to P14_6,<br>P15_0 to P15_7 | I/O | I/O ports in CMOS. Each port can be programmed to input or output under the control of the direction register. Some ports are 5 V tolerant inputs. Pull-up resistors and N-channel open drain setting can be enabled on some ports. Refer to Table 1.18 "Pin Specifications" for details |
| Input port (2)                         | P9_1 (for 100-pin package)<br>P14_1 (for 144-pin package)                                                                                                                                                                                                                                              | I   | Input port in CMOS<br>Pull-up resistor is selectable.<br>Refer to Table 1.18 "Pin Specifications" for details                                                                                                                                                                            |
| Timer A                                | TA0OUT to TA4OUT                                                                                                                                                                                                                                                                                       | I/O | Timers A0 to A4 input/output                                                                                                                                                                                                                                                             |
|                                        | TA0IN to TA4IN                                                                                                                                                                                                                                                                                         | I   | Timers A0 to A4 input                                                                                                                                                                                                                                                                    |
| Timer B                                | TB0IN to TB5IN                                                                                                                                                                                                                                                                                         | I   | Timers B0 to B5 input                                                                                                                                                                                                                                                                    |
| Three-phase motor control timer output | U, $\bar{U}$ , V, $\bar{V}$ , W, $\bar{W}$                                                                                                                                                                                                                                                             | O   | Three-phase motor control timer output                                                                                                                                                                                                                                                   |
| Serial interface                       | CTS0 to CTS8                                                                                                                                                                                                                                                                                           | I   | Handshake input                                                                                                                                                                                                                                                                          |
|                                        | RTS0 to RTS8                                                                                                                                                                                                                                                                                           | O   | Handshake output                                                                                                                                                                                                                                                                         |
|                                        | CLK0 to CLK8                                                                                                                                                                                                                                                                                           | I/O | Transmit/receive clock input/output                                                                                                                                                                                                                                                      |
|                                        | RXD0 to RXD8                                                                                                                                                                                                                                                                                           | I   | Serial data input                                                                                                                                                                                                                                                                        |
|                                        | TXD0 to TXD8                                                                                                                                                                                                                                                                                           | O   | Serial data output                                                                                                                                                                                                                                                                       |
| I <sup>2</sup> C-bus (simplified)      | SDA0 to SDA6                                                                                                                                                                                                                                                                                           | I/O | Serial data input/output                                                                                                                                                                                                                                                                 |
|                                        | SCL0 to SCL6                                                                                                                                                                                                                                                                                           | I/O | Transmit/receive clock input/output                                                                                                                                                                                                                                                      |
| Serial interface special functions     | STXD0 to STXD6                                                                                                                                                                                                                                                                                         | O   | Serial data output in slave mode                                                                                                                                                                                                                                                         |
|                                        | SRXD0 to SRXD6                                                                                                                                                                                                                                                                                         | I   | Serial data input in slave mode                                                                                                                                                                                                                                                          |
|                                        | SS0 to SS6                                                                                                                                                                                                                                                                                             | I   | Input to control serial interface special functions                                                                                                                                                                                                                                      |

**Notes:**

1. Port P9\_1 in the 100-pin package is an input-only port.
2. Ports P9\_0, P9\_2, and P11 to P15 are available in the 144-pin package only.

**Table 1.17 Pin Definitions and Functions (4/4)**

| Function                          | Symbol                                                                         | I/O | Description                                                                                    |
|-----------------------------------|--------------------------------------------------------------------------------|-----|------------------------------------------------------------------------------------------------|
| A/D converter                     | AN_0 to AN_7,<br>AN0_0 to AN0_7,<br>AN2_0 to AN2_7,<br>AN15_0 to<br>AN15_7 (1) | I   | Analog input for the A/D converter                                                             |
|                                   | ADTRG                                                                          | I   | External trigger input for the A/D converter                                                   |
|                                   | ANEX0                                                                          | I/O | Expanded analog input for the A/D converter and output in external op-amp connection mode      |
|                                   | ANEX1                                                                          | I   | Expanded analog input for the A/D converter                                                    |
| D/A converter                     | DA0, DA1                                                                       | O   | Output for the D/A converter                                                                   |
| Reference voltage input           | VREF                                                                           | I   | Reference voltage input for the A/D converter and D/A converter                                |
| Intelligent I/O                   | IIO0_0 to IIO0_7                                                               | I/O | Input/output for Intelligent I/O group 0. Either input capture or output compare is selectable |
|                                   | IIO1_0 to IIO1_7                                                               | I/O | Input/output for Intelligent I/O group 1. Either input capture or output compare is selectable |
|                                   | UD0A, UD0B,<br>UD1A, UD1B                                                      | I   | Input for the two-phase encoder                                                                |
|                                   | OUTC2_0 to<br>OUTC2_7 (2)                                                      | O   | Output for OC (output compare) of Intelligent I/O group 2                                      |
|                                   | ISCLK2                                                                         | I/O | Clock input/output for the serial interface                                                    |
|                                   | ISRXD2                                                                         | I   | Receive data input for the serial interface                                                    |
|                                   | ISTXD2                                                                         | O   | Transmit data output for the serial interface                                                  |
|                                   | IEIN                                                                           | I   | Receive data input for the serial interface                                                    |
|                                   | IEOUT                                                                          | O   | Transmit data output for the serial interface                                                  |
| Multi-master I <sup>2</sup> C-bus | MSDA                                                                           | I/O | Serial data input/output                                                                       |
|                                   | MSCL                                                                           | I/O | Transmit/receive clock input/output                                                            |
| CAN Module                        | CAN0IN                                                                         | I   | Receive data input for the CAN communications                                                  |
|                                   | CAN0OUT                                                                        | O   | Transmit data output for the CAN communications                                                |
|                                   | CAN0WU                                                                         | I   | Input for the CAN wake-up interrupt                                                            |

Notes:

1. Pins AN15\_0 to AN15\_7 are available in the 144-pin package only.
2. Pins OUTC2\_3 to OUTC2\_7 are available in the 144-pin package only.

**Table 1.18 Pin Specifications**

| Pin Names              | Package |         | Selectable Functions |                          | 5 V Tolerant Input (3) |
|------------------------|---------|---------|----------------------|--------------------------|------------------------|
|                        | 144-pin | 100-pin | Pull-up resistor (1) | N-channel open drain (2) |                        |
| P0_0 to P0_7           | ✓       | ✓       | ✓                    |                          |                        |
| P1_0 to P1_7           | ✓       | ✓       | ✓                    |                          |                        |
| P2_0 to P2_7           | ✓       | ✓       | ✓                    |                          |                        |
| P3_0 to P3_7           | ✓       | ✓       | ✓                    |                          |                        |
| P4_0 to P4_7           | ✓       | ✓       |                      | ✓                        | ✓                      |
| P5_0 to P5_3           | ✓       | ✓       | ✓                    |                          |                        |
| P5_4 to P5_7           | ✓       | ✓       |                      | ✓                        | ✓                      |
| P6_0 to P6_7           | ✓       | ✓       |                      | ✓                        | ✓                      |
| P7_0 to P7_7           | ✓       | ✓       |                      | ✓                        | ✓                      |
| P8_0 to P8_3           | ✓       | ✓       |                      | ✓                        | ✓                      |
| P8_4, P8_6, P8_7       | ✓       | ✓       | ✓                    |                          |                        |
| P9_0 to P9_3 (144-pin) | ✓       |         | ✓                    | ✓                        |                        |
| P9_1, P9_3 (100-pin)   |         | ✓       | ✓                    |                          |                        |
| P9_4 to P9_7           | ✓       | ✓       | ✓                    | ✓                        |                        |
| P10_0 to P10_7         | ✓       | ✓       | ✓                    |                          |                        |
| P11_0 to P11_3         | ✓       |         | ✓                    | ✓                        |                        |
| P11_4                  | ✓       |         | ✓                    |                          |                        |
| P12_0 to P12_3         | ✓       |         | ✓                    | ✓                        |                        |
| P12_4 to P12_7         | ✓       |         | ✓                    |                          |                        |
| P13_0 to P13_7         | ✓       |         | ✓                    |                          |                        |
| P14_1, P14_3           | ✓       |         | ✓                    |                          |                        |
| P14_4 to P14_6         | ✓       |         | ✓                    |                          |                        |
| P15_0 to P15_7         | ✓       |         | ✓                    | ✓                        |                        |

Notes:

1. Pull-up resistors are selected for the following 4-pin units: Pi\_0 to Pi\_3 and Pi\_4 to Pi\_7 (i = 0 to 15); however, they are enabled only for the input pins.
2. N-channel open drain output can be enabled on the applicable pins on a discrete pin basis.
3. 5 V tolerant input is enabled when an applicable pin is set as an input port. When it is set as an I/O port, to enable 5 V tolerant input, this pin should be set as N-channel open drain output.

**Table 4.5 SFR List (5)**

| Address | Register                                                | Symbol      | Reset Value |
|---------|---------------------------------------------------------|-------------|-------------|
| 0000E0h |                                                         |             |             |
| 0000E1h | CAN0 Receive Interrupt Control Register                 | C0RIC       | XXXX X000b  |
| 0000E2h |                                                         |             |             |
| 0000E3h |                                                         |             |             |
| 0000E4h |                                                         |             |             |
| 0000E5h |                                                         |             |             |
| 0000E6h |                                                         |             |             |
| 0000E7h |                                                         |             |             |
| 0000E8h |                                                         |             |             |
| 0000E9h |                                                         |             |             |
| 0000EAh |                                                         |             |             |
| 0000EBh |                                                         |             |             |
| 0000ECh |                                                         |             |             |
| 0000EDh |                                                         |             |             |
| 0000EEh |                                                         |             |             |
| 0000EFh |                                                         |             |             |
| 0000F0h | CAN0 Receive FIFO Interrupt Control Register            | C0FRIC      | XXXX X000b  |
| 0000F1h |                                                         |             |             |
| 0000F2h |                                                         |             |             |
| 0000F3h |                                                         |             |             |
| 0000F4h |                                                         |             |             |
| 0000F5h |                                                         |             |             |
| 0000F6h |                                                         |             |             |
| 0000F7h |                                                         |             |             |
| 0000F8h |                                                         |             |             |
| 0000F9h |                                                         |             |             |
| 0000FAh |                                                         |             |             |
| 0000FBh |                                                         |             |             |
| 0000FCh | INT8 Interrupt Control Register                         | INT8IC      | XX00 X000b  |
| 0000FDh | UART7 Receive Interrupt Control Register                | S7RIC       | XXXX X000b  |
| 0000FEh | INT6 Interrupt Control Register                         | INT6IC      | XX00 X000b  |
| 0000FFh | UART8 Receive Interrupt Control Register                | S8RIC       | XXXX X000b  |
| 000100h | Group 1 Time Measurement/Waveform Generation Register 0 | G1TM0/G1PO0 | XXXXh       |
| 000101h |                                                         |             |             |
| 000102h | Group 1 Time Measurement/Waveform Generation Register 1 | G1TM1/G1PO1 | XXXXh       |
| 000103h |                                                         |             |             |
| 000104h | Group 1 Time Measurement/Waveform Generation Register 2 | G1TM2/G1PO2 | XXXXh       |
| 000105h |                                                         |             |             |
| 000106h | Group 1 Time Measurement/Waveform Generation Register 3 | G1TM3/G1PO3 | XXXXh       |
| 000107h |                                                         |             |             |

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.19 SFR List (19)**

| Address            | Register                                  | Symbol | Reset Value                                                         |
|--------------------|-------------------------------------------|--------|---------------------------------------------------------------------|
| 040030h to 04003Fh |                                           |        |                                                                     |
| 040040h            |                                           |        |                                                                     |
| 040041h            |                                           |        |                                                                     |
| 040042h            |                                           |        |                                                                     |
| 040043h            |                                           |        |                                                                     |
| 040044h            | Processor Mode Register 0 <sup>(1)</sup>  | PM0    | 1000 0000b<br>(CNVSS pin = Low)<br>0000 0011b<br>(CNVSS pin = High) |
| 040045h            |                                           |        |                                                                     |
| 040046h            | System Clock Control Register 0           | CM0    | 0000 1000b                                                          |
| 040047h            | System Clock Control Register 1           | CM1    | 0010 0000b                                                          |
| 040048h            | Processor Mode Register 3                 | PM3    | 00h                                                                 |
| 040049h            |                                           |        |                                                                     |
| 04004Ah            | Protect Register                          | PRCR   | XXXX X000b                                                          |
| 04004Bh            |                                           |        |                                                                     |
| 04004Ch            | Protect Register 3                        | PRCR3  | 0000 0000b                                                          |
| 04004Dh            | Oscillator Stop Detection Register        | CM2    | 00h                                                                 |
| 04004Eh            |                                           |        |                                                                     |
| 04004Fh            |                                           |        |                                                                     |
| 040050h            |                                           |        |                                                                     |
| 040051h            |                                           |        |                                                                     |
| 040052h            |                                           |        |                                                                     |
| 040053h            | Processor Mode Register 2                 | PM2    | 00h                                                                 |
| 040054h            | Chip Select Output Pin Setting Register 0 | CSOP0  | 1000 XXXXb                                                          |
| 040055h            | Chip Select Output Pin Setting Register 1 | CSOP1  | 01X0 XXXXb                                                          |
| 040056h            | Chip Select Output Pin Setting Register 2 | CSOP2  | XXXX 0000b                                                          |
| 040057h            |                                           |        |                                                                     |
| 040058h            |                                           |        |                                                                     |
| 040059h            |                                           |        |                                                                     |
| 04005Ah            | Low Speed Mode Clock Control Register     | CM3    | XXXX XX00b                                                          |
| 04005Bh            |                                           |        |                                                                     |
| 04005Ch            |                                           |        |                                                                     |
| 04005Dh            |                                           |        |                                                                     |
| 04005Eh            |                                           |        |                                                                     |
| 04005Fh            |                                           |        |                                                                     |
| 040060h            | Voltage Regulator Control Register        | VRCR   | 0000 0000b                                                          |
| 040061h            |                                           |        |                                                                     |
| 040062h            | Low Voltage Detector Control Register     | LVDC   | 0000 XX00b                                                          |
| 040063h            |                                           |        |                                                                     |
| 040064h            | Detection Voltage Configuration Register  | DVCR   | 0000 XXXXb                                                          |
| 040065h            |                                           |        |                                                                     |
| 040066h            |                                           |        |                                                                     |
| 040067h            |                                           |        |                                                                     |
| 040068h to 040093h |                                           |        |                                                                     |

X: Undefined

Blanks are reserved. No access is allowed.

Note:

1. The value in the PM0 register is retained even after a software reset or watchdog timer reset.

**Table 4.20 SFR List (20)**

| Address | Register                                   | Symbol | Reset Value |
|---------|--------------------------------------------|--------|-------------|
| 040094h |                                            |        |             |
| 040095h |                                            |        |             |
| 040096h |                                            |        |             |
| 040097h | Three-phase Output Buffer Control Register | IOBC   | 0XXX XXXXb  |
| 040098h | Input Function Select Register 0           | IFS0   | X000 0000b  |
| 040099h | Input Function Select Register 1           | IFS1   | XXXX X0X0b  |
| 04009Ah | Input Function Select Register 2           | IFS2   | 0000 00X0b  |
| 04009Bh | Input Function Select Register 3           | IFS3   | XXXX XX00b  |
| 04009Ch |                                            |        |             |
| 04009Dh |                                            |        |             |
| 04009Eh |                                            |        |             |
| 04009Fh |                                            |        |             |
| 0400A0h | Port P0_0 Function Select Register         | P0_0S  | 0XXX X000b  |
| 0400A1h | Port P1_0 Function Select Register         | P1_0S  | XXXX X000b  |
| 0400A2h | Port P0_1 Function Select Register         | P0_1S  | 0XXX X000b  |
| 0400A3h | Port P1_1 Function Select Register         | P1_1S  | XXXX X000b  |
| 0400A4h | Port P0_2 Function Select Register         | P0_2S  | 0XXX X000b  |
| 0400A5h | Port P1_2 Function Select Register         | P1_2S  | XXXX X000b  |
| 0400A6h | Port P0_3 Function Select Register         | P0_3S  | 0XXX X000b  |
| 0400A7h | Port P1_3 Function Select Register         | P1_3S  | XXXX X000b  |
| 0400A8h | Port P0_4 Function Select Register         | P0_4S  | 0XXX X000b  |
| 0400A9h | Port P1_4 Function Select Register         | P1_4S  | XXXX X000b  |
| 0400AAh | Port P0_5 Function Select Register         | P0_5S  | 0XXX X000b  |
| 0400ABh | Port P1_5 Function Select Register         | P1_5S  | XXXX X000b  |
| 0400ACh | Port P0_6 Function Select Register         | P0_6S  | 0XXX X000b  |
| 0400ADh | Port P1_6 Function Select Register         | P1_6S  | XXXX X000b  |
| 0400AEh | Port P0_7 Function Select Register         | P0_7S  | 0XXX X000b  |
| 0400AFh | Port P1_7 Function Select Register         | P1_7S  | XXXX X000b  |
| 0400B0h | Port P2_0 Function Select Register         | P2_0S  | 0XXX X000b  |
| 0400B1h | Port P3_0 Function Select Register         | P3_0S  | XXXX X000b  |
| 0400B2h | Port P2_1 Function Select Register         | P2_1S  | 0XXX X000b  |
| 0400B3h | Port P3_1 Function Select Register         | P3_1S  | XXXX X000b  |
| 0400B4h | Port P2_2 Function Select Register         | P2_2S  | 0XXX X000b  |
| 0400B5h | Port P3_2 Function Select Register         | P3_2S  | XXXX X000b  |
| 0400B6h | Port P2_3 Function Select Register         | P2_3S  | 0XXX X000b  |
| 0400B7h | Port P3_3 Function Select Register         | P3_3S  | XXXX X000b  |
| 0400B8h | Port P2_4 Function Select Register         | P2_4S  | 0XXX X000b  |
| 0400B9h | Port P3_4 Function Select Register         | P3_4S  | XXXX X000b  |
| 0400BAh | Port P2_5 Function Select Register         | P2_5S  | 0XXX X000b  |
| 0400BBh | Port P3_5 Function Select Register         | P3_5S  | XXXX X000b  |
| 0400BCh | Port P2_6 Function Select Register         | P2_6S  | 0XXX X000b  |
| 0400BDh | Port P3_6 Function Select Register         | P3_6S  | XXXX X000b  |
| 0400BEh | Port P2_7 Function Select Register         | P2_7S  | 0XXX X000b  |
| 0400BFh | Port P3_7 Function Select Register         | P3_7S  | XXXX X000b  |

X: Undefined

Blanks are reserved. No access is allowed.

**Table 4.27 SFR List (27)**

| Address | Register                           | Symbol | Reset Value             |
|---------|------------------------------------|--------|-------------------------|
| 047C30h | CAN0 Mailbox 3: Message Identifier | C0MB3  | XXXX XXXXh              |
| 047C31h |                                    |        |                         |
| 047C32h |                                    |        |                         |
| 047C33h |                                    |        |                         |
| 047C34h |                                    |        |                         |
| 047C35h | CAN0 Mailbox 3: Data Length        |        | XXh                     |
| 047C36h | CAN0 Mailbox 3: Data Field         |        | XXXX XXXX<br>XXXX XXXXh |
| 047C37h |                                    |        |                         |
| 047C38h |                                    |        |                         |
| 047C39h |                                    |        |                         |
| 047C3Ah |                                    |        |                         |
| 047C3Bh |                                    |        |                         |
| 047C3Ch |                                    |        |                         |
| 047C3Dh |                                    |        |                         |
| 047C3Eh | CAN0 Mailbox 3: Time Stamp         |        | XXXXh                   |
| 047C3Fh |                                    |        |                         |
| 047C40h | CAN0 Mailbox 4: Message Identifier | C0MB4  | XXXX XXXXh              |
| 047C41h |                                    |        |                         |
| 047C42h |                                    |        |                         |
| 047C43h |                                    |        |                         |
| 047C44h |                                    |        |                         |
| 047C45h | CAN0 Mailbox 4: Data Length        |        | XXh                     |
| 047C46h | CAN0 Mailbox 4: Data Field         |        | XXXX XXXX<br>XXXX XXXXh |
| 047C47h |                                    |        |                         |
| 047C48h |                                    |        |                         |
| 047C49h |                                    |        |                         |
| 047C4Ah |                                    |        |                         |
| 047C4Bh |                                    |        |                         |
| 047C4Ch |                                    |        |                         |
| 047C4Dh |                                    |        |                         |
| 047C4Eh | CAN0 Mailbox 4: Time Stamp         |        | XXXXh                   |
| 047C4Fh |                                    |        |                         |
| 047C50h | CAN0 Mailbox 5: Message Identifier | C0MB5  | XXXX XXXXh              |
| 047C51h |                                    |        |                         |
| 047C52h |                                    |        |                         |
| 047C53h |                                    |        |                         |
| 047C54h |                                    |        |                         |
| 047C55h | CAN0 Mailbox 5: Data Length        |        | XXh                     |
| 047C56h | CAN0 Mailbox 5: Data Field         |        | XXXX XXXX<br>XXXX XXXXh |
| 047C57h |                                    |        |                         |
| 047C58h |                                    |        |                         |
| 047C59h |                                    |        |                         |
| 047C5Ah |                                    |        |                         |
| 047C5Bh |                                    |        |                         |
| 047C5Ch |                                    |        |                         |
| 047C5Dh |                                    |        |                         |
| 047C5Eh | CAN0 Mailbox 5: Time Stamp         |        | XXXXh                   |
| 047C5Fh |                                    |        |                         |

X: Undefined

Blanks are reserved. No access is allowed.

**Table 5.4 Operating Conditions (3/5)****( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted) <sup>(1)</sup>**

| Symbol         | Characteristic                                   | Value |      |       | Unit |
|----------------|--------------------------------------------------|-------|------|-------|------|
|                |                                                  | Min.  | Typ. | Max.  |      |
| $I_{OH(peak)}$ | High level peak output current <sup>(2)</sup>    |       |      | -10.0 | mA   |
| $I_{OH(avg)}$  | High level average output current <sup>(4)</sup> |       |      | -5.0  | mA   |
| $I_{OL(peak)}$ | Low level peak output current <sup>(2)</sup>     |       |      | 10.0  | mA   |
| $I_{OL(avg)}$  | Low level average output current <sup>(4)</sup>  |       |      | 5.0   | mA   |

**Notes:**

- The device is operationally guaranteed under these operating conditions.
- The following conditions should be satisfied:
  - The sum of  $I_{OL(peak)}$  of ports P0, P1, P2, P8\_6, P8\_7, P9, P10, P11, P14, and P15 is 80 mA or less.
  - The sum of  $I_{OL(peak)}$  of ports P3, P4, P5, P6, P7, P8\_0 to P8\_4, P12, and P13 is 80 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P0, P1, P2, and P11 is -40 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P8\_6, P8\_7, P9, P10, P14, and P15 is -40 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P3, P4, P5, P12, and P13 is -40 mA or less.
  - The sum of  $I_{OH(peak)}$  of ports P6, P7, and P8\_0 to P8\_4 is -40 mA or less.
- Ports P9\_0, P9\_2, and P11 to P15 are available in the 144-pin package only. Port P9\_1 is designated as input pin in the 100-pin package.
- Average value within 100 ms.

**Table 5.7 Electrical Characteristics of RAM**  
**( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)**

| Symbol    | Characteristic             | Measurement Condition | Value |      |      | Unit |
|-----------|----------------------------|-----------------------|-------|------|------|------|
|           |                            |                       | Min.  | Typ. | Max. |      |
| $V_{RDR}$ | RAM data retention voltage | In stop mode          | 2.0   |      |      | V    |

**Table 5.8 Electrical Characteristics of Flash Memory**  
**( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)**

| Symbol | Characteristic           |                              | Value |      |      | Unit    |
|--------|--------------------------|------------------------------|-------|------|------|---------|
|        |                          |                              | Min.  | Typ. | Max. |         |
| —      | Program/erase cycles (1) | Program area                 | 1000  |      |      | Cycles  |
|        |                          | Data area                    | 10000 |      |      | Cycles  |
| —      | 4-word program time      | Program area                 |       | 150  | 900  | $\mu$ s |
|        |                          | Data area                    |       | 300  | 1700 | $\mu$ s |
| —      | Lock bit program time    | Program area                 |       | 70   | 500  | $\mu$ s |
|        |                          | Data area                    |       | 140  | 1000 | $\mu$ s |
| —      | Block erasure time       | 4-Kbyte block                |       | 0.12 | 3.0  | s       |
|        |                          | 32-Kbyte block               |       | 0.17 | 3.0  | s       |
|        |                          | 64-Kbyte block               |       | 0.20 | 3.0  | s       |
| —      | Data retention (2)       | $T_a = 55^\circ\text{C}$ (3) | 10    |      |      | Years   |

Notes:

1. Program/erase definition

This value represents the number of erasures per block.

When the number of program/erase cycles is n, each block can be erased n times.

For example, if a 4-word write is performed in 512 different addresses in the 4-Kbyte block A and then the block is erased, this is counted as a single program/erase operation.

However, the same address cannot be written to more than once per erasure (overwrite disabled).


2. Data retention includes periods when no supply voltage is applied and no clock is provided.

3. Contact a Renesas Electronics sales office for data retention times other than the above condition.

Timing Requirements ( $V_{CC} = 3.0$  to  $5.5$  V,  $V_{SS} = 0$  V, and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 5.14 Flash Memory CPU Rewrite Mode Timing**

| Symbol        | Characteristics                     | Value |      | Unit |
|---------------|-------------------------------------|-------|------|------|
|               |                                     | Min.  | Max. |      |
| $t_{cR}$      | Read cycle time                     | 200   |      | ns   |
| $t_{su(S-R)}$ | Chip-select setup time before read  | 200   |      | ns   |
| $t_{h(R-S)}$  | Chip-select hold time after read    | 0     |      | ns   |
| $t_{su(A-R)}$ | Address setup time before read      | 200   |      | ns   |
| $t_{h(R-A)}$  | Address hold time after read        | 0     |      | ns   |
| $t_{w(R)}$    | Read pulse width                    | 100   |      | ns   |
| $t_{cW}$      | Write cycle time                    | 200   |      | ns   |
| $t_{su(S-W)}$ | Chip-select setup time before write | 0     |      | ns   |
| $t_{h(W-S)}$  | Chip-select hold time after write   | 30    |      | ns   |
| $t_{su(A-W)}$ | Address setup time before write     | 0     |      | ns   |
| $t_{h(W-A)}$  | Address hold time after write       | 30    |      | ns   |
| $t_{w(W)}$    | Write pulse width                   | 50    |      | ns   |



**Figure 5.5 Flash Memory CPU Rewrite Mode Timing**

$$V_{CC} = 5\text{ V}$$

**Table 5.17 Electrical Characteristics (3/3)**(V<sub>CC</sub> = 4.2 to 5.5 V, V<sub>SS</sub> = 0 V, and T<sub>a</sub> = T<sub>opr</sub>, unless otherwise noted)

| Symbol          | Characteristic       | Measurement Condition                                                                      | Value |      |      | Unit |
|-----------------|----------------------|--------------------------------------------------------------------------------------------|-------|------|------|------|
|                 |                      |                                                                                            | Min.  | Typ. | Max. |      |
| I <sub>CC</sub> | Power supply current | In single-chip mode, output pins are left open and others are connected to V <sub>SS</sub> |       | 45   | 60   | mA   |
|                 |                      | XIN-XOUT<br>Drive strength: low                                                            |       | 35   | 50   | mA   |
|                 |                      | XCIN-XCOUT<br>Drive strength: low                                                          |       | 12   |      | mA   |
|                 |                      |                                                                                            |       | 1.2  |      | mA   |
|                 |                      |                                                                                            |       | 220  |      | μA   |
|                 |                      |                                                                                            |       | 230  |      | μA   |
|                 |                      |                                                                                            |       | 960  | 1600 | μA   |
|                 |                      |                                                                                            |       | 8    | 140  | μA   |
|                 |                      |                                                                                            |       | 10   | 150  | μA   |
|                 |                      | Stopped: all clocks,<br>Main regulator: shutdown,<br>T <sub>a</sub> = 25°C                 |       | 5    | 70   | μA   |

$$V_{CC} = 5 \text{ V}$$

**Table 5.18 A/D Conversion Characteristics** ( $V_{CC} = AV_{CC} = V_{REF} = 4.2 \text{ to } 5.5 \text{ V}$ ,  $V_{SS} = AV_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(BCLK)} = 32 \text{ MHz}$ , unless otherwise noted)

| Symbol       | Characteristic                   | Measurement Condition                                                                                                                       | Value |      |           | Unit          |
|--------------|----------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|-------|------|-----------|---------------|
|              |                                  |                                                                                                                                             | Min.  | Typ. | Max.      |               |
| —            | Resolution                       | $V_{REF} = V_{CC}$                                                                                                                          |       |      | 10        | Bits          |
| —            | Absolute error                   | $V_{REF} = V_{CC} = 5 \text{ V}$<br>AN_0 to AN_7,<br>AN0_0 to AN0_7,<br>AN2_0 to AN2_7,<br>AN15_0 to AN15_7,<br>ANEX0, ANEX1 <sup>(1)</sup> |       |      | $\pm 3$   | LSB           |
|              |                                  | External op-amp connection mode                                                                                                             |       |      | $\pm 7$   | LSB           |
| INL          | Integral non-linearity error     | $V_{REF} = V_{CC} = 5 \text{ V}$<br>AN_0 to AN_7,<br>AN0_0 to AN0_7,<br>AN2_0 to AN2_7,<br>AN15_0 to AN15_7,<br>ANEX0, ANEX1 <sup>(1)</sup> |       |      | $\pm 3$   | LSB           |
|              |                                  | External op-amp connection mode                                                                                                             |       |      | $\pm 7$   | LSB           |
| DNL          | Differential non-linearity error |                                                                                                                                             |       |      | $\pm 1$   | LSB           |
| —            | Offset error                     |                                                                                                                                             |       |      | $\pm 3$   | LSB           |
| —            | Gain error                       |                                                                                                                                             |       |      | $\pm 3$   | LSB           |
| $R_{LADDER}$ | Resistor ladder                  | $V_{REF} = V_{CC}$                                                                                                                          | 4     |      | 20        | k $\Omega$    |
| $t_{CONV}$   | Conversion time (10 bits)        | $\phi_{AD} = 16 \text{ MHz}$ , with sample and hold function                                                                                | 2.06  |      |           | $\mu\text{s}$ |
|              |                                  | $\phi_{AD} = 16 \text{ MHz}$ , without sample and hold function                                                                             | 3.69  |      |           | $\mu\text{s}$ |
| $t_{CONV}$   | Conversion time (8 bits)         | $\phi_{AD} = 16 \text{ MHz}$ , with sample and hold function                                                                                | 1.75  |      |           | $\mu\text{s}$ |
|              |                                  | $\phi_{AD} = 16 \text{ MHz}$ , without sample and hold function                                                                             | 3.06  |      |           | $\mu\text{s}$ |
| $t_{SAMP}$   | Sampling time                    | $\phi_{AD} = 16 \text{ MHz}$                                                                                                                | 0.188 |      |           | $\mu\text{s}$ |
| $V_{IA}$     | Analog input voltage             |                                                                                                                                             | 0     |      | $V_{REF}$ | V             |
| $\phi_{AD}$  | Operating clock frequency        | Without sample and hold function                                                                                                            | 0.25  |      | 16        | MHz           |
|              |                                  | With sample and hold function                                                                                                               | 1     |      | 16        | MHz           |

Note:

1. Pins AN15\_0 to AN15\_7 are available in the 144-pin package only.

$$V_{CC} = 5\text{ V}$$

Timing Requirements ( $V_{CC} = 4.2$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 5.20 External Clock Input**

| Symbol      | Characteristic                              | Value |      | Unit |
|-------------|---------------------------------------------|-------|------|------|
|             |                                             | Min.  | Max. |      |
| $t_{C(X)}$  | External clock input period                 | 62.5  | 250  | ns   |
| $t_{W(XH)}$ | External clock input high level pulse width | 25    |      | ns   |
| $t_{W(XL)}$ | External clock input low level pulse width  | 25    |      | ns   |
| $t_{r(X)}$  | External clock input rise time              |       | 5    | ns   |
| $t_{f(X)}$  | External clock input fall time              |       | 5    | ns   |
| $t_W / t_C$ | External clock input duty                   | 40    | 60   | %    |

**Table 5.21 External Bus Timing**

| Symbol         | Characteristic               | Value |                               | Unit |
|----------------|------------------------------|-------|-------------------------------|------|
|                |                              | Min.  | Max.                          |      |
| $t_{SU(D-R)}$  | Data setup time before read  | 40    |                               | ns   |
| $t_{h(R-D)}$   | Data hold time after read    | 0     |                               | ns   |
| $t_{dis(R-D)}$ | Data disable time after read |       | $0.5 \times t_{C(Base)} + 10$ | ns   |

$$V_{CC} = 5\text{ V}$$

Timing Requirements ( $V_{CC} = 4.2$  to  $5.5\text{ V}$ ,  $V_{SS} = 0\text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 5.27 Timer B Input (counting input in event counter mode)**

| Symbol       | Characteristic                                           | Value |      | Unit |
|--------------|----------------------------------------------------------|-------|------|------|
|              |                                                          | Min.  | Max. |      |
| $t_{C(TB)}$  | TBiIN input clock cycle time (one edge counting)         | 200   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width (one edge counting)   | 80    |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width (one edge counting)    | 80    |      | ns   |
| $t_{C(TB)}$  | TBiIN input clock cycle time (both edges counting)       | 200   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width (both edges counting) | 80    |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width (both edges counting)  | 80    |      | ns   |

**Table 5.28 Timer B Input (pulse period measure mode)**

| Symbol       | Characteristic                     | Value |      | Unit |
|--------------|------------------------------------|-------|------|------|
|              |                                    | Min.  | Max. |      |
| $t_{C(TB)}$  | TBiIN input clock cycle time       | 400   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width | 180   |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width  | 180   |      | ns   |

**Table 5.29 Timer B Input (pulse-width measure mode)**

| Symbol       | Characteristic                     | Value |      | Unit |
|--------------|------------------------------------|-------|------|------|
|              |                                    | Min.  | Max. |      |
| $t_{C(TB)}$  | TBiIN input clock cycle time       | 400   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width | 180   |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width  | 180   |      | ns   |

$$V_{CC} = 5 \text{ V}$$

Switching Characteristics ( $V_{CC} = 4.2$  to  $5.5 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 5.35 External Bus Timing (separate bus)**

| Symbol        | Characteristic                      | Measurement Condition | Value                         |      | Unit |
|---------------|-------------------------------------|-----------------------|-------------------------------|------|------|
|               |                                     |                       | Min.                          | Max. |      |
| $t_{su(S-R)}$ | Chip-select setup time before read  | Refer to Figure 5.6   | (1)                           |      | ns   |
| $t_{h(R-S)}$  | Chip-select hold time after read    |                       | $t_{c(Base)} - 15$            |      | ns   |
| $t_{su(A-R)}$ | Address setup time before read      |                       | (1)                           |      | ns   |
| $t_{h(R-A)}$  | Address hold time after read        |                       | $t_{c(Base)} - 15$            |      | ns   |
| $t_{w(R)}$    | Read pulse width                    |                       | (1)                           |      | ns   |
| $t_{su(S-W)}$ | Chip-select setup time before write |                       | (1)                           |      | ns   |
| $t_{h(W-S)}$  | Chip-select hold time after write   |                       | $1.5 \times t_{c(Base)} - 15$ |      | ns   |
| $t_{su(A-W)}$ | Address setup time before write     |                       | (1)                           |      | ns   |
| $t_{h(W-A)}$  | Address hold time after write       |                       | $1.5 \times t_{c(Base)} - 15$ |      | ns   |
| $t_{w(W)}$    | Write pulse width                   |                       | (1)                           |      | ns   |
| $t_{su(D-W)}$ | Data setup time before write        |                       | (1)                           |      | ns   |
| $t_{h(W-D)}$  | Data hold time after write          |                       | 0                             |      | ns   |

Note:

1. The value is calculated using the formulas below based on the base clock cycles ( $t_{c(Base)}$ ) and respective cycles of  $T_{su(A-R)}$ ,  $T_{w(R)}$ ,  $T_{su(A-W)}$ , and  $T_{w(W)}$  set by registers EBC0 to EBC3. If the calculation results in a negative value, modify the value to be set. For details on how to set values, refer to the User's manual.

$$t_{su(S-R)} = t_{su(A-R)} = T_{su(A-R)} \times t_{c(Base)} - 15 \text{ [ns]}$$

$$t_{w(R)} = T_{w(R)} \times t_{c(Base)} - 10 \text{ [ns]}$$

$$t_{su(S-W)} = t_{su(A-W)} = T_{su(A-W)} \times t_{c(Base)} - 15 \text{ [ns]}$$

$$t_{w(W)} = t_{su(D-W)} = T_{w(W)} \times t_{c(Base)} - 10 \text{ [ns]}$$

$$V_{CC} = 3.3 \text{ V}$$

**Table 5.41 Electrical Characteristics (1/3) ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = T_{opr}$ , and  $f_{(CPU)} = 64 \text{ MHz}$ , unless otherwise noted)**

| Symbol   | Characteristic            |                                                                                                                                                                                                                                                                       | Measurement Condition    | Value          |      |          | Unit |
|----------|---------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|----------------|------|----------|------|
|          |                           |                                                                                                                                                                                                                                                                       |                          | Min.           | Typ. | Max.     |      |
| $V_{OH}$ | High level output voltage | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7 <sup>(1)</sup> | $I_{OH} = -1 \text{ mA}$ | $V_{CC} - 0.6$ |      | $V_{CC}$ | V    |
| $V_{OL}$ | Low level output voltage  | P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_0 to P4_7, P5_0 to P5_7, P6_0 to P6_7, P7_0 to P7_7, P8_0 to P8_4, P8_6, P8_7, P9_0 to P9_7, P10_0 to P10_7, P11_0 to P11_4, P12_0 to P12_7, P13_0 to P13_7, P14_3 to P14_6, P15_0 to P15_7 <sup>(1)</sup> | $I_{OL} = 1 \text{ mA}$  |                |      | 0.5      | V    |

Note:

1. Ports P9\_0, P9\_2, and P11 to P15 are available in the 144-pin package only. Port P9\_1 is designated as input pin in the 100-pin package.

$$V_{CC} = 3.3 \text{ V}$$

Timing Requirements ( $V_{CC} = 3.0$  to  $3.6 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ , and  $T_a = T_{opr}$ , unless otherwise noted)

**Table 5.53 Timer B Input (counting input in event counter mode)**

| Symbol       | Characteristic                                           | Value |      | Unit |
|--------------|----------------------------------------------------------|-------|------|------|
|              |                                                          | Min.  | Max. |      |
| $t_{C(TB)}$  | TBiIN input clock cycle time (one edge counting)         | 200   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width (one edge counting)   | 80    |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width (one edge counting)    | 80    |      | ns   |
| $t_{C(TB)}$  | TBiIN input clock cycle time (both edges counting)       | 200   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width (both edges counting) | 80    |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width (both edges counting)  | 80    |      | ns   |

**Table 5.54 Timer B Input (pulse period measure mode)**

| Symbol       | Characteristic                     | Value |      | Unit |
|--------------|------------------------------------|-------|------|------|
|              |                                    | Min.  | Max. |      |
| $t_{C(TB)}$  | TBiIN input clock cycle time       | 400   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width | 180   |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width  | 180   |      | ns   |

**Table 5.55 Timer B Input (pulse-width measure mode)**

| Symbol       | Characteristic                     | Value |      | Unit |
|--------------|------------------------------------|-------|------|------|
|              |                                    | Min.  | Max. |      |
| $t_{C(TB)}$  | TBiIN input clock cycle time       | 400   |      | ns   |
| $t_{W(TBH)}$ | TBiIN input high level pulse width | 180   |      | ns   |
| $t_{W(TBL)}$ | TBiIN input low level pulse width  | 180   |      | ns   |