



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Discontinued at Digi-Key	
Core Processor	Z8	
Core Size	8-Bit	
Speed	8MHz	
Connectivity	-	
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT	
Number of I/O	16	
Program Memory Size	16KB (16K x 8)	
Program Memory Type	ОТР	
EEPROM Size	-	
RAM Size	237 x 8	
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	0°C ~ 70°C (TA)	
Mounting Type	Surface Mount	
Package / Case	20-SSOP (0.209", 5.30mm Width)	
Supplier Device Package	-	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zlp32300h2016c	

# **Architectural Overview**

Zilog's Crimzon<sup>®</sup> ZLP32300 is an OTP-based member of the MCU family of infrared microcontrollers. With 237 B of general-purpose RAM and 8 KB to 32 KB of OTP, Zilog's CMOS microcontrollers offer fast-executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors.

The Crimzon ZLP32300 architecture (see Figure 1 on page 3) is based on Zilog's 8-bit microcontroller core with an Expanded Register File allowing access to register-mapped peripherals, input/output (I/O) circuits, and powerful counter/timer circuitry. The Z8<sup>®</sup> CPU offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery-operated hand-held applications.

There are three basic address spaces available to support a wide range of configurations:

- 1. Program Memory
- 2. Register File
- 3. Expanded Register File

The register file is composed of 256 Bytes of RAM. It includes four I/O port registers, 16 control and status registers, and 236 general-purpose registers. The Expanded Register File consists of two additional register groups (F and D).

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Crimzon ZLP32300 offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (see Figure 2 on page 4). Also included are a large number of user-selectable modes and two on-board comparators to process analog signals with separate reference voltages.



All signals with an overline, " $\overline{\phantom{a}}$ ", are active Low. For example,  $B/\overline{W}$ , in which WORD is active Low, and  $\overline{B}/W$ , in which BYTE is active Low.

Power connections use the conventional descriptions listed in Table 1.

**Table 1. Power Connections** 

Connection	Circuit	Device	
Power	V <sub>CC</sub>	$V_{DD}$	
Ground	GND	V <sub>SS</sub>	

PS020823-0208 Architectural Overview




Figure 2. Counter/Timers Diagram

PS020823-0208 Architectural Overview

# **Pin Description**

The pin configuration for the 20-pin PDIP/SOIC/SSOP is displayed in Figure 3 and described in Table 3. The pin configuration for the 28-pin PDIP/SOIC/SSOP are depicted in Figure 4 and described in Table 4. The pin configurations for the 40-pin PDIP and 48-pin SSOP versions are displayed in Figure 5, Figure 6, and described in Table 5.




Figure 3. 20-Pin PDIP/SOIC/SSOP Pin Configuration

Table 3. 20-Pin PDIP/SOIC/SSOP Pin Identification

Pin No	Symbol	Function	Direction
1–3	P25-P27	Port 2, Bits 5,6,7	Input/Output
4	P07	Port 0, Bit 7	Input/Output
5	V <sub>DD</sub>	Power Supply	
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8–10	P31–P33	Port 3, Bits 1,2,3	Input
11,12	P34, P36	Port 3, Bits 4,6	Output
13	P00/Pref1/P30	Port 0, Bit 0/Analog reference input Port 3 Bit 0	Input/Output for P00 Input for Pref1/P30
14	P01	Port 0, Bit 1	Input/Output
15	$V_{SS}$	Ground	
16–20	P20-P24	Port 2, Bits 0,1,2,3,4	Input/Output


PS020823-0208 Pin Description



Table 5. 40- and 48-Pin Configuration (Continued)

32       39       P12         33       40       P13         8       9       P14         9       10       P15         12       15       P16         13       16       P17         35       42       P20         36       43       P21         37       44       P22         38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13<	40-Pin PDIP No	48-Pin SSOP No	Symbol
8       9       P14         9       10       P15         12       15       P16         13       16       P17         35       42       P20         36       43       P21         37       44       P22         38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25	32	39	P12
9 10 P15 12 15 P16 13 16 P17 35 42 P20 36 43 P21 37 44 P22 38 45 P23 39 46 P24 2 2 P25 3 3 P26 4 4 P27 16 19 P31 17 20 P32 18 21 P33 19 22 P34 22 26 P35 24 28 P36 23 27 P37 20 23 NC 40 47 NC 1 1 NC 21 25 RESET 15 18 XTAL1 14 17 XTAL2 11 12, 13 VDD 31 24, 37, 38 VSS 25 29 Pref1/P30 48 NC	33	40	P13
12       15       P16         13       16       P17         35       42       P20         36       43       P21         37       44       P22         38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	8	9	P14
13       16       P17         35       42       P20         36       43       P21         37       44       P22         38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	9	10	P15
35       42       P20         36       43       P21         37       44       P22         38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	12	15	P16
36       43       P21         37       44       P22         38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	13	16	P17
37       44       P22         38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	35	42	P20
38       45       P23         39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	36	43	P21
39       46       P24         2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	37	44	P22
2       2       P25         3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	38	45	P23
3       3       P26         4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	39	46	P24
4       4       P27         16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	2	2	P25
16       19       P31         17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	3	3	P26
17       20       P32         18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	4	4	P27
18       21       P33         19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	16	19	P31
19       22       P34         22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       VDD         31       24, 37, 38       VSS         25       29       Pref1/P30         48       NC	17	20	P32
22       26       P35         24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       VDD         31       24, 37, 38       VSS         25       29       Pref1/P30         48       NC	18	21	P33
24       28       P36         23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       VDD         31       24, 37, 38       VSS         25       29       Pref1/P30         48       NC	19	22	P34
23       27       P37         20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	22	26	P35
20       23       NC         40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	24	28	P36
40       47       NC         1       1       NC         21       25       RESET         15       18       XTAL1         14       17       XTAL2         11       12, 13       V <sub>DD</sub> 31       24, 37, 38       V <sub>SS</sub> 25       29       Pref1/P30         48       NC	23	27	P37
1     1     NC       21     25     RESET       15     18     XTAL1       14     17     XTAL2       11     12, 13     V <sub>DD</sub> 31     24, 37, 38     V <sub>SS</sub> 25     29     Pref1/P30       48     NC	20	23	NC
21     25     RESET       15     18     XTAL1       14     17     XTAL2       11     12, 13     V <sub>DD</sub> 31     24, 37, 38     V <sub>SS</sub> 25     29     Pref1/P30       48     NC	40	47	NC
15 18 XTAL1 14 17 XTAL2 11 12, 13 V <sub>DD</sub> 31 24, 37, 38 V <sub>SS</sub> 25 29 Pref1/P30 48 NC	1	1	NC
14     17     XTAL2       11     12, 13     V <sub>DD</sub> 31     24, 37, 38     V <sub>SS</sub> 25     29     Pref1/P30       48     NC	21	25	RESET
11 12, 13 V <sub>DD</sub> 31 24, 37, 38 V <sub>SS</sub> 25 29 Pref1/P30 48 NC	15	18	XTAL1
31 24, 37, 38 V <sub>SS</sub> 25 29 Pref1/P30 48 NC	14	17	XTAL2
31 24, 37, 38 V <sub>SS</sub> 25 29 Pref1/P30 48 NC	11	12, 13	V <sub>DD</sub>
25 29 Pref1/P30 48 NC	31	24, 37, 38	
	25	29	
6 NC		48	NC
		6	NC

PS020823-0208 Pin Description






Figure 7. Port 0 Configuration


# Port 1 (P17-P10)

Port 1 can be configured for standard port input or output mode (see Figure 8). After POR or Stop Mode Recovery, Port 1 is configured as an input port. The output drivers are either push-pull or open-drain and are controlled by bit D1 in the PCON register.

- **Notes:** 1. *The Port 1 direction is reset to be input following an SMR.* 
  - 2. In 20- and 28-pin packages, Port 1 is reserved. A write to this register will have no effect and will always read FF.

PS020823-0208 Pin Description








Figure 9. Port 2 Configuration

# Port 3 (P37-P30)

Port 3 is a 8-bit, CMOS-compatible fixed I/O port (see Figure 10). Port 3 consists of four fixed input (P33–P30) and four fixed output (P37–P34), which can be configured under software control for interrupt and as output from the counter/timers. P30, P31, P32, and P33 are standard CMOS inputs; P34, P35, P36, and P37 are push-pull outputs.

PS020823-0208 Pin Description



```
R1, 2
LD
                                                 ; CTR2→CTR1
LD
                        RP, #0Dh
                                                 ; Select ERF D
for access to bank D
                                                 ; (working
register group 0)
                                                 ; Select
                        RP, #7Dh
expanded register bank D and working
                                                 ; register
group 7 of bank 0 for access.
                        71h, 2
; CTRL2→register 71h
                        R1, 2
; CTRL2→register 71h
```

# Register File

The register file (bank 0) consists of 4 I/O port registers, 237 general-purpose registers, 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively), and two expanded registers groups in Banks D (see Table 7 on page 27) and F. Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (see Figure 15). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

Note:

Working register group E0–EF can only be accessed through working registers and indirect addressing modes.

#### T8 Enable

This field enables T8 when set (written) to 1.

## Single/Modulo-N

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

#### **Timeout**

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.



**Caution:** Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers. The first clock of T8 might not have complete clock width and can occur any time when enabled.



**Note:** Ensure to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (DEMODULATION mode) when using the OR or AND commands. These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.

#### T8 Clock

These bits define the frequency of the input signal to T8.

#### Capture\_INT\_Mask

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in DEMODULATION mode.

## Counter\_INT\_Mask

Set this bit to allow an interrupt when T8 has a timeout.

#### P34 Out

This bit defines whether P34 is used as a normal output pin or the T8 output.

## T8 and T16 Common Functions—CTR1(0D)01h

This register controls the functions in common with the T8 and T16.

Table 8 lists and briefly describes the fields for this register.

## P35\_Out

This bit defines whether P35 is used as a normal output pin or T16 output.

# CTR3 T8/T16 Control Register—CTR3(D)03h

Table 10 lists and briefly describes the fields for this register. This register allows the  $T_8$  and  $T_{16}$  counters to be synchronized.

Table 10.CTR3 (D)03h: T8/T16 Control Register

Field	Bit Position		Value	Description
T <sub>16</sub> Enable	7	R	0*	Counter Disabled
		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
T <sub>8</sub> Enable	-6	R	0*	Counter Disabled
		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
Sync Mode	5	R/W	0**	Disable Sync Mode
•			1	Enable Sync Mode
Reserved	43210	R	1	Always reads 11111
		W	X	No Effect

<sup>\*</sup>Indicates the value upon Power-On Reset.

# **Counter/Timer Functional Blocks**

# **Input Circuit**

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5–D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 16).

<sup>\*\*</sup>Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.

#### **T16 TRANSMIT Mode**

In NORMAL or PING-PONG mode, the output of T16 when not enabled, is dependent on CTR1, D0. If it is a 0, T16\_OUT is a 1; if it is a 1, T16\_OUT is 0. You can force the output of T16 to either a 0 or 1 whether it is enabled or not by programming CTR1 D3; D2 to a 10 or 11.

When T16 is enabled, TC16H \* 256 + TC16L is loaded, and T16\_OUT is switched to its initial value (CTR1, D0). When T16 counts down to 0, T16\_OUT is toggled (in NOR-MAL or PING-PONG mode), an interrupt (CTR2, D1) is generated (if enabled), and a status bit (CTR2, D5) is set, see Figure 23.




Figure 23. 16-Bit Counter/Timer Circuits

**Note:** Global interrupts override this function as described in Interrupts on page 43.

If T16 is in SINGLE-PASS mode, it is stopped at this point (see Figure 24). If it is in MODULO-N mode, it is loaded with TC16H \* 256 + TC16L, and the counting continues (see Figure 25).

You can modify the values in TC16H and TC16L at any time. The new values take effect when they are loaded.



Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to ffffh to ffffh. Transition from 0 to ffffh is not a timeout condition.




Figure 24. T16\_OUT in SINGLE-PASS Mode




Figure 25. T16\_OUT in MODULO-N Mode

## **T16 DEMODULATION Mode**

You must program TC16L and TC16H to FFh. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures HI16 and LO16, reloads, and begins counting.

#### If D6 of CTR2 Is 0

When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with FFFFh and starts again.



Table 11. Interrupt Types, Sources, and Vectors

Name	Source	<b>Vector Location</b>	Comments
IRQ0	P32	0,1	External (P32), Rising, Falling Edge Triggered
IRQ1	P33	2,3	External (P33), Falling Edge Triggered
IRQ2	P31, T <sub>IN</sub>	4,5	External (P31), Rising, Falling Edge Triggered
IRQ3	T16	6,7	Internal
IRQ4	Т8	8,9	Internal
IRQ5	LVD	10,11	Internal

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Crimzon ZLP32300 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in Table 12.

Table 12. IRQ Register

IRQ		Interrupt Edge			
D7	D6	IRQ2 (P31)	IRQ0 (P32)		
0	0	F	F		
0	1	F	R		
1	0	R	F		
1	1	R/F	R/F		
Note: F = Falling Edge; R = Rising Edge					

Table 13. SMR2(F)0Dh:Stop Mode Recovery Register 2\* (Continued)


Field	Bit Position		Value	Description
Source	432	W	000†	A. POR Only
			001	B. NAND of P23-P20
			010	C. NAND of P27-P20
			011	D. NOR of P33-P31
			100	E. NAND of P33-P31
			101	F. NOR of P33-P31, P00, P07
			110	G. NAND of P33-P31, P00, P07
			111	H. NAND of P33-P31, P22-P20
Reserved	10		00	Reserved (Must be 0)

<sup>\*</sup>Port pins configured as outputs are ignored as an SMR recovery source.

†Indicates the value upon Power-On Reset.


# **Standard Control Registers**

The standard control registers are displayed in Figure 46 through Figure 55 on page 74. R246 P2M(F6H)



<sup>\*</sup>Default setting after reset. Not Reset with a Stop Mode Recovery.

Figure 46. Port 2 Mode Register (F6H: Write Only)



<sup>\*</sup>Default setting after reset. Not Reset with a Stop Mode Recovery.

Figure 47. Port 3 Mode Register (F7H: Write Only)




Figure 49. Interrupt Priority Register (F9H: Write Only)

# **AC Characteristics**

Figure 57 and Table 20 describe the Alternating Current (AC) characteristics.




Figure 57. AC Timing Diagram

PS020823-0208 Electrical Characteristics


**Table 20. AC Characteristics** 


		8.0 MHz						Watchdog Timer Mode
No	Symbol I	Parameter	V <sub>CC</sub>	Minimum	Maximum	Units	Notes	Register (D1, D0)
1	ТрС	Input Clock Period	2.0-3.6	121	DC	ns	1	
2	TrC,TfC	Clock Input Rise and Fall Times	2.0–3.6		25	ns	1	
3	TwC	Input Clock Width	2.0-3.6	37		ns	1	
4	TwTinL	Timer Input Low Width	2.0 3.6	100 70		ns	1	
5	TwTinH	Timer Input High Width	2.0-3.6	3ТрС			1	
6	TpTin	Timer Input Period	2.0-3.6	8TpC			1	
7	TrTin,TfTin	Timer Input Rise and Fall Timers	2.0-3.6		100	ns	1	
8	TwlL	Interrupt Request Low Time	2.0 3.6	100 70		ns	1, 2	
9	TwlH	Interrupt Request Input High Time	2.0-3.6	5TpC			1, 2	
10	Twsm	Stop Mode Recovery Width Spec	2.0-3.6	12		ns	3	
		•		10TpC			4	
11	Tost	Oscillator Start-Up Time	2.0–3.6		5TpC		4	
12	Twdt	Watchdog Timer Delay Time	2.0–3.6 2.0–3.6 2.0–3.6 2.0–3.6	5 10 20 80		ms ms ms ms		0, 0 0, 1 1, 0 1, 1
13	T <sub>POR</sub>	Power-on reset	2.0-3.6	2.5	10	ms		

## Notes

- 1. Timing Reference uses 0.9  $V_{CC}$  for a logic 1 and 0.1  $V_{CC}$  for a logic 0. 2. Interrupt request through Port 3 (P33–P31).
- 3. SMR-D5 = 1.
- 4. SMR-D5 = 0.

PS020823-0208 **Electrical Characteristics** 





SYMBOL	OPT#	MILLIN	IETER	INC	H
SIMBOL	OF1#	MIN	MAX	MIN	MAX
A1		0.38	1.02	.015	.040
A2		3.18	4.19	.125	.165
В		0.38	0.53	.015	.021
B1	01	1.40	1.65	.055	.065
"	02	1.14	1.40	.045	.055
С		0.23	0.38	.009	.015
D	01	36.58	37.34	1.440	1.470
	02	35.31	35.94	1.390	1.415
E	E	15.24	15.75	.600	.620
E1	01	13.59	14.10	.535	.555
	02	12.83	13.08	.505	.515
е		2.54	TYP	.100	BSC
eA		15.49	16.76	.610	.660
L		3.05	3.81	.120	.150
Q1	01	1.40	1.91	.055	.075
"	02	1.40	1.78	.055	.070
	01	1.52	2.29	.060	.090
S	02	1.02	1.52	.040	.060


CONTROLLING DIMENSIONS: INCH

OPTION TABLE				
OPTION # PACKAGE				
01	STANDARD			
02 IDF				

Note: ZiLOG supplies both options for production. Component layout PCB design should cover bigger option 01.

Figure 62. 28-Pin PDIP Package Diagram


PS020823-0208 Packaging



Detail A

SYMBOL	MILLI	METER	INCH		
SIMBOL	MIN	MAX	MIN	MAX	
A	2.41	2.79	0.095	0.110	
A1	0.23	0.38	0.009	0.015	
A2	2.18	2.39	0.086	0.094	
b	0.20	0.34	0.008	0.0135	
С	0.13	0.25	0.005	0.010	
D	15.75	16.00	0.620	0.630	
E	7.39	7.59	0.291	0.299	
e	0.6	0.635 BSC		25 BSC	
Н	10.16	10.41	0.400	0.410	
L	0.51	1.016	0.020	0.040	

CONTROLLING DIMENSIONS : MM LEADS ARE COPLANAR WITHIN .004 INCH



L L


Figure 65. 48-Pin SSOP Package Design

**Note:** Contact Zilog<sup>®</sup> on the actual bonding diagram and coordinate for chip-on-board assembly.

PS020823-0208 Packaging

# **Part Number Description**

Zilog<sup>®</sup> part numbers consist of a number of components, as shown below. ZLP32300H2832G is a Crimzon ZLP32300 OTP product in a 28-pin SSOP package, with 32 KB of OTP and built with lead-free solder.



PS020823-0208 Ordering Information