



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Discontinued at Digi-Key	
Core Processor	Z8	
Core Size	8-Bit	
Speed	8MHz	
Connectivity	-	
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT	
Number of I/O	16	
Program Memory Size	16KB (16K x 8)	
Program Memory Type	ОТР	
EEPROM Size	-	
RAM Size	237 x 8	
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	0°C ~ 70°C (TA)	
Mounting Type	Surface Mount	
Package / Case	20-SSOP (0.209", 5.30mm Width)	
Supplier Device Package	-	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zlp32300h2016c00tr	




Figure 2. Counter/Timers Diagram

PS020823-0208 Architectural Overview




Figure 6. 48-Pin SSOP Pin Configuration

Table 5. 40- and 48-Pin Configuration

40-Pin PDIP No	48-Pin SSOP No	Symbol
26	31	P00
27	32	P01
30	35	P02
34	41	P03
5	5	P04
6	7	P05
7	8	P06
10	11	P07
28	33	P10
29	34	P11

PS020823-0208 Pin Description

Table 5. 40- and 48-Pin Configuration (Continued)

40-Pin PDIP No	48-Pin SSOP No	Symbol
	14	NC
	30	NC
	36	NC

### **Pin Functions**

### XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

### XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonant to the on-chip oscillator output.

# **Input/Output Ports**



**Caution:** *The CMOS input buffer for each Port 0, 1, or 2 pin is always connected to the pin, even* when the pin is configured as an output. If the pin is configured as an open-drain output and no external signal is applied, a High output state can cause the CMOS input buffer to float. This might lead to excessive leakage current of more than 100 µA. To prevent this leakage, connect the pin to an external signal with a defined logic level or ensure its output state is Low, especially during STOP mode.

> Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

> Port 0, 1, and 2 have both input and output capability. The input logic is always present no matter whether the port is configured as input or output. When doing a READ instruction, the MCU reads the actual value at the input logic but not from the output buffer. In addition, the instructions of OR, AND, and XOR have the Read-Modify-Write sequence. The MCU first reads the port, and then modifies the value and load back to the port.

> Precaution must be taken if the port is configured as open-drain output or if the port is driving any circuit that makes the voltage different from the desired output logic. For example, pins P00–P07 are not connected to anything else. If it is configured as

PS020823-0208 Pin Description open-drain output with output logic as ONE, it is a floating port and reads back as ZERO. The following instruction sets P00-P07 all Low.

AND P0, #%F0

### Port 0 (P00-P07)

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or opendrain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 01 mode register (P01M). After a hardware reset or Stop Mode Recovery, Port 0 is configured as an input port.

An optional pull-up transistor is available as a OTP option bit on all Port 0 bits with nibble select.

**Note:** *The Port 0 direction is reset to be input following an SMR.* 

PS020823-0208 Pin Description




Figure 10. Port 3 Configuration

From Stop Mode Recovery Source of SMR

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The Analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20

PS020823-0208 Pin Description

# **Functional Description**

This device incorporates special functions to enhance the Z8 functionality in consumer and battery-operated applications.

## **Program Memory**

This device addresses 32 KB of OTP memory. The first 12 bytes are reserved for interrupt vectors. These locations contain the six 16-bit vectors that correspond to the six available interrupts. See Figure 12.

### **RAM**

This device features 256 B of RAM.

register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

Note:

An expanded register bank is also referred to as an expanded register group (see Figure 13).

22

The upper nibble of the register pointer (see Figure 14) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Crimzon ZLP32300 family, banks 0, F, and D are implemented. A 0h in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from 1h to Fh exchanges the lower 16 registers to an expanded register bank.




Figure 14. Register Pointer

**Example**: Crimzon ZLP32300 (see Figure 13 on page 22)

R253 RP = 00h

R0 = Port 0

R1 = Port 1

R2 = Port 2

R3 = Port 3

But if:

R253 RP = 0Dh

R0 = CTR0

R1 = CTR1

R2 = CTR2

R3 = CTR3

The counter/timers are mapped into ERF group D. Access is easily performed using the following:

```
LD RP, #0Dh ; Select ERF D for access to bank D ; (working register group 0)

LD R0, #xx ; load CTR0

LD 1, #xx ; load CTR1
```

### T8\_Capture\_LO—L08(D)0Ah

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

Field	Bit Position		Description
T8_Capture_L0	[7:0]	R/W	Captured Data—No Effect

### T16\_Capture\_HI—HI16(D)09h

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data.

Field	Bit Position		Description
T16_Capture_HI	[7:0]	R/W	Captured Data—No Effect

### T16\_Capture\_LO—L016(D)08h

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data.

Field	Bit Position		Description
T16_Capture_LO	[7:0]	R/W	Captured Data—No Effect

### Counter/Timer2 MS-Byte Hold Register—TC16H(D)07h

Field	Bit Position		Description
T16_Data_HI	[7:0]	R/W	Data

### Counter/Timer2 LS-Byte Hold Register—TC16L(D)06h

Field	Bit Position		Description
T16_Data_LO	[7:0]	R/W	Data

Table 8. CTR1(0D)01h T8 and T16 Common Functions (Continued)

Field	Bit Position		Value	Description
Initial_T16_Out/	0			TRANSMIT Mode
Falling_Edge		R/W	0*	T16_OUT is 0 Initially
			1	T16_OUT is 1 Initially
				DEMODULATION Mode
		R	0*	No Falling Edge
			1	Falling Edge Detected
		W	0	No Effect
			1	Reset Flag to 0

<sup>\*</sup>Default at Power-On Reset

#### Mode

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

#### P36\_Out/Demodulator\_Input

In TRANSMIT mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.

### T8/T16\_Logic/Edge \_Detect

In TRANSMIT mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION mode, this field defines which edge should be detected by the edge detector.

### Transmit\_Submode/Glitch Filter

In TRANSMIT mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to normal operation mode terminates the 'PING-PONG Mode' operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION mode, this field defines the width of the glitch that must be filtered out.

<sup>\*\*</sup>Default at Power-On Reset. Not reset with a Stop Mode Recovery.

counter/timers (see Table 11 on page 45) and one for low-voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in DIGITAL mode, Pin P33 is the source. When in ANALOG mode, the output of the Stop Mode Recovery source logic is used as the source for the interrupt, see Figure 33 on page 52.




Figure 28. Interrupt Block Diagram

### Notes:

- 1. Ensure to differentiate the TRANSMIT mode from DEMODULATION mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.
- 2. Changing from one mode to another cannot be performed without disabling the counter/timers.

### CTR2(0D)02H





Figure 39. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)



<sup>\*</sup>Default setting after Reset

Figure 43. Stop Mode Recovery Register ((0F)0BH: D6-D0=Write Only, D7=Read Only)

<sup>\* \*</sup>Set after Stop Mode Recovery

<sup>\* \* \*</sup>At the XOR gate input

<sup>\* \* \* \*</sup>Default setting after Reset. Must be 1 if using a crystal or resonator clock source.

<sup>\* \* \* \*</sup> Default setting after Power-On Reset. Not Reset with a Stop Mode Recovery.







Figure 52. Flag Register (FCH: Read/Write)

R253 RP(FDH)



Default setting after reset = 0000 0000

Figure 53. Register Pointer (FDH: Read/Write)




Figure 55. Stack Pointer Low (FFH: Read/Write)

# **Electrical Characteristics**

# **Absolute Maximum Ratings**

Stresses greater than those listed in Table 18 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

**Table 17. Absolute Maximum Ratings** 

		Units	Notes
0	+70	С	
-65	+150	С	
-0.3	+5.5	V	1
-0.3	+3.6	V	
<b>-</b> 5	+5	μΑ	
-25	+25	mA	
	75	mA	
	-65 -0.3 -0.3 -5	-65 +150 -0.3 +5.5 -0.3 +3.6 -5 +5 -25 +25 75	-65 +150 C -0.3 +5.5 V -0.3 +3.6 V -5 +5 μA -25 +25 mA 75 mA

## **Standard Test Conditions**

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 56).




Figure 56. Test Load Diagram

PS020823-0208 **Electrical Characteristics** 

# Capacitance

Table 18 lists the capacitances.

Table 18. Capacitance

Parameter	Maximum
Input capacitance	12 pF
Output capacitance	12 pF
I/O capacitance	12 pF
$T_A$ = 25 °C, $V_{CC}$ = GND = 0 V, f pins returned to GND	= 1.0 MHz, unmeasured

# **DC Characteristics**

Table 19 describes the DC characteristics.

**Table 19. DC Characteristics** 

T <sub>A</sub> = 0 °C to +70 °C								
Symbol	Parameter	V <sub>CC</sub>	Min	Typ <sup>(7)</sup>	Max	Units	Conditions	Notes
V <sub>CC</sub>	Supply Voltage		2.0		3.6	V	See Notes	5
V <sub>CH</sub>	Clock Input High Voltage	2.0-3.6	0.8 V <sub>CC</sub>		V <sub>CC</sub> +0.3	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	2.0-3.6	V <sub>SS</sub> -0.3		0.4	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	2.0-3.6	0.7 V <sub>CC</sub>		V <sub>CC</sub> +0.3	V		
V <sub>IL</sub>	Input Low Voltage	2.0-3.6	V <sub>SS</sub> -0.3		0.2 V <sub>CC</sub>	V		
V <sub>OH1</sub>	Output High Voltage	2.0-3.6	V <sub>CC</sub> -0.4			V	$I_{OH} = -0.5 \text{ mA}$	
V <sub>OH2</sub>	Output High Voltage (P36, P37, P00, P01)	2.0-3.6	V <sub>CC</sub> -0.8			V	I <sub>OH</sub> = -7 mA	
V <sub>OL1</sub>	Output Low Voltage	2.0-3.6			0.4	V	I <sub>OL</sub> = 4.0 mA	
V <sub>OL2</sub>	Output Low Voltage (P00, P01, P36, P37)	2.0-3.6			8.0	V	I <sub>OL</sub> = 10 mA	
V <sub>OFFSET</sub>	Comparator Input Offset Voltage	2.0-3.6			25	mV		
V <sub>REF</sub>	Comparator Reference Voltage	2.0-3.6	0		V <sub>CC</sub> -1.75	V		

PS020823-0208 **Electrical Characteristics** 

## **AC Characteristics**

Figure 57 and Table 20 describe the Alternating Current (AC) characteristics.




Figure 57. AC Timing Diagram

PS020823-0208 Electrical Characteristics

INCH


.015


.125

MIN MAX

.040

.165





В		0.38	0.53	.015	.021
B1	01	1.40	1.65	.055	.065
	02	1.14	1.40	.045	.055
С		0.23	0.38	.009	.015
D	01	36.58	37.34	1.440	1.470
	02	35.31	35.94	1.390	1.415
Е		15.24	15.75	.600	.620
E1	01	13.59	14.10	.535	.555
	02	12.83	13.08	.505	.515
8		2.54 TYP		.100 BSC	
eA		15.49	16.76	.610	.660
L		3.05	3.81	.120	.150
Q1	01	1.40	1.91	.055	.075
	02	1.40	1.78	.055	.070
s	01	1.52	2.29	.060	.090
	02	1.02	1.52	.040	.060

MILLIMETER

MIN MAX

1.02

4.19

0.38

3.18

SYMBOL OPT#

A1

A2

CONTROLLING DIMENSIONS: INCH

OPTION TABLE
OPTION # PACKAGE
01 STANDARD
02 IDF

Note: ZiLOG supplies both options for production. Component layout PCB design should cover bigger option 01.

Figure 62. 28-Pin PDIP Package Diagram

PS020823-0208 Packaging

18 37	expanded register file 20
description	expanded register file architecture 22
functional 19	HI16(D)09h register 26
general 3	HI8(D)0Bh register 25
pin 5	L08(D)0Ah register 26
1	L0I6(D)08h register 26
	program memory map 20
E	RAM 19
EPROM	register description 58
selectable options 58	register file 24
expanded register file 20	register pointer 23
expanded register file architecture 22	register pointer detail 25
expanded register file control registers 64	SMR2(F)0D1h register 33
flag 73	stack 25
interrupt mask register 72	TC16H(D)07h register 26
interrupt priority register 71	TC16L(D)06h register 26
interrupt request register 72	TC8H(D)05h register 27
port 0 and 1 mode register 70	TC8L(D)04h register 27
port 2 configuration register 69	
port 3 mode register 69	
port configuration register 69	G
register pointer 73	glitch filter circuitry 34
stack pointer high register 74	,
stack pointer low register 74	
stop mode recovery register 66	Н
stop mode recovery register 2 67	halt instruction, counter/timer 47
T16 control register 62	nati motraction, counter/timer 11
T8 and T16 common control functions register	
61	
T8/T16 control register 63	input airquit 33
TC8 control register 60	input circuit 33
watchdog timer register 68	interrupt block diagram, counter/timer 44
	interrupt types, sources and vectors 45
F	•
•	L
features	low-voltage detection register 58
standby modes 2 ZLP32300 2	
functional description counter/timer functional blocks 33	M
	memory, program 19
CTR(D)00h register 28	modulo-N mode
CTR0(D)00h register 27	T16 OUT 41
CTR2(D)02h register 31	T8 OUT <b>37</b>
CTR3(D)03h register 33	<del>-</del>

PS020823-0208 Index