



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Discontinued at Digi-Key	
Core Processor	Z8	
Core Size	8-Bit	
Speed	8MHz	
Connectivity	-	
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT	
Number of I/O	24	
Program Memory Size	8KB (8K x 8)	
Program Memory Type	OTP	
EEPROM Size	-	
RAM Size	237 x 8	
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	0°C ~ 70°C (TA)	
Mounting Type	Surface Mount	
Package / Case	28-SSOP (0.209", 5.30mm Width)	
Supplier Device Package	-	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zlp32300h2808c00tr	



Warning:

DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.




ISO 9001:2000 FS 507510 Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

- Port 2: 0–7 pull-up transistors
- EPROM Protection
- WDT enabled at POR

Functional Block Diagram

Figure 1 displays the Crimzon ZLP32300 MCU functional block diagram.



Note: Refer to the specific package for available pins.

Figure 1. Crimzon ZLP32300 MCU Functional Block Diagram

PS020823-0208 Architectural Overview




Figure 6. 48-Pin SSOP Pin Configuration

Table 5. 40- and 48-Pin Configuration

40-Pin PDIP No	48-Pin SSOP No	Symbol
26	31	P00
27	32	P01
30	35	P02
34	41	P03
5	5	P04
6	7	P05
7	8	P06
10	11	P07
28	33	P10
29	34	P11

PS020823-0208 Pin Description

Table 5. 40- and 48-Pin Configuration (Continued)

40-Pin PDIP No	48-Pin SSOP No	Symbol
32	39	P12
33	40	P13
8	9	P14
9	10	P15
12	15	P16
13	16	P17
35	42	P20
36	43	P21
37	44	P22
38	45	P23
39	46	P24
2	2	P25
3	3	P26
4	4	P27
16	19	P31
17	20	P32
18	21	P33
19	22	P34
22	26	P35
24	28	P36
23	27	P37
20	23	NC
40	47	NC
1	1	NC
21	25	RESET
15	18	XTAL1
14	17	XTAL2
11	12, 13	V_{DD}
31	24, 37, 38	V _{SS}
25	29	Pref1/P30
	48	NC
	6	NC

PS020823-0208 Pin Description



```
R1, 2
LD
                                                 ; CTR2→CTR1
LD
                        RP, #0Dh
                                                 ; Select ERF D
for access to bank D
                                                 ; (working
register group 0)
                                                 ; Select
                        RP, #7Dh
expanded register bank D and working
                                                 ; register
group 7 of bank 0 for access.
                        71h, 2
; CTRL2→register 71h
                        R1, 2
; CTRL2→register 71h
```

Register File

The register file (bank 0) consists of 4 I/O port registers, 237 general-purpose registers, 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively), and two expanded registers groups in Banks D (see Table 7 on page 27) and F. Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (see Figure 15). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

Note:

Working register group E0–EF can only be accessed through working registers and indirect addressing modes.




Figure 15. Register Pointer—Detail

Stack

The internal register file is used for the stack. An 8-bit Stack Pointer SPL (R255) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register.

Timers

T8_Capture_HI—HI8(D)0Bh

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

Field	Bit Position		Description
T8_Capture_HI	[7:0]	R/W	Captured Data—No Effect




Figure 16. Glitch Filter Circuitry

T8 TRANSMIT Mode

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8_OUT is 1; if it is 1, T8_OUT is 0. See Figure 17.

Caution:

Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur, see Figure 19 and Figure 20.




Figure 19. T8_OUT in SINGLE-PASS Mode




Figure 20. T8_OUT in MODULO-N Mode

T8 DEMODULATION Mode

You must program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the time-out status bit (CTR0, D5) is set, and an

44

counter/timers (see Table 11 on page 45) and one for low-voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in DIGITAL mode, Pin P33 is the source. When in ANALOG mode, the output of the Stop Mode Recovery source logic is used as the source for the interrupt, see Figure 33 on page 52.





Figure 28. Interrupt Block Diagram

Clock

The device's on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to $100~\Omega$. The on-chip oscillator can be driven with a suitable external clock source.

The crystal must be connected across XTAL1 and XTAL2 using the recommended capacitors from each pin to ground. The typical capacitor value is 10 pF for 8 MHz. Also check with the crystal supplier for the optimum capacitance.



*Note: preliminary value.

Figure 29. Oscillator Configuration

Zilog's IR MCU supports crystal, resonator, and oscillator. Most resonators have a frequency tolerance of less than $\pm 0.5\%$, which is enough for remote control application. Resonator has a very fast startup time, which is around few hundred microseconds. Most crystals have a frequency tolerance of less than 50 ppm ($\pm 0.005\%$). However, crystal needs longer startup time than the resonator. The large loading capacitance slows down the oscillation startup time. Zilog® suggests not to use more than 10 pF loading capacitor for the crystal. If the stray capacitance of the PCB or the crystal is high, the loading capacitance C1 and C2 must be reduced further to ensure stable oscillation before the TPOR (Power-On Reset time is typically 5-6 ms, see Table 20 on page 79).

For Stop Mode Recovery operation, bit 5 of SMR register allows you to select the Stop Mode Recovery delay, which is the T_{POR} . If Stop Mode Recovery delay is not selected, the MCU executes instruction immediately after it wakes up from the STOP mode. If resonator or crystal is used as a clock source then Stop Mode Recovery delay needs to be selected (bit 5 of SMR = 1).

50

Voltage Detection and Flags

The Voltage Detection register (LVD, register 0Ch at the expanded register bank 0Dh) offers an option of monitoring the V_{CC} voltage. The Voltage Detection is enabled when bit 0 of LVD register is set. Once Voltage Detection is enabled, the V_{CC} level is monitored in real time. The HVD Flag (bit 2 of the LVD register) is set only if V_{CC} is higher than V_{HVD} . The LVD Flag (bit 1 of the LVD register) is set only if V_{CC} is lower than the V_{LVD} . When Voltage Detection is enabled, the LVD Flag also triggers IRQ5. The IRQ bit 5 latches the low-voltage condition until it is cleared by instructions or reset. The IRQ5 interrupt is served if it is enabled in the IMR register. Otherwise, bit 5 of IRQ register is latched as a Flag only.

Note:

If it is necessary to receive an LVD interrupt upon power-up at an operating voltage lower than the low battery detect threshold, enable interrupts using the Enable Interrupt (EI) instruction prior to enabling the voltage detection.

Notes:

- 1. Ensure to differentiate the TRANSMIT mode from DEMODULATION mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.
- 2. Changing from one mode to another cannot be performed without disabling the counter/timers.

CTR2(0D)02H





Figure 39. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)


LVD(0D)0CH



^{*}Default setting after reset.

Figure 41. Voltage Detection Register

Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both Ports 0 and 1 together might trigger the LVD Flag.



If used in conjunction with SMR, either of the two specified events causes a Stop Mode Recovery.

Figure 44. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)

^{*}Default setting after reset. Not Reset with a Stop Mode Recovery.

^{* *}At the XOR gate input




Figure 55. Stack Pointer Low (FFH: Read/Write)

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in Table 18 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

Table 17. Absolute Maximum Ratings

0	+70		
	-	С	
– 65	+150	С	
-0.3	+5.5	V	1
-0.3	+3.6	V	
- 5	+5	μΑ	
-25	+25	mA	
	75	mA	
	-0.3 -0.3 -5	-0.3 +5.5 -0.3 +3.6 -5 +5 -25 +25 75	-0.3 +5.5 V -0.3 +3.6 V -5 +5 μA -25 +25 mA 75 mA

This voltage applies to all pins except the following: V_{DD} , P32, P33 and RESET.

Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 56).




Figure 56. Test Load Diagram

PS020823-0208 Electrical Characteristics

Capacitance

Table 18 lists the capacitances.

Table 18. Capacitance

Parameter	Maximum			
Input capacitance	12 pF			
Output capacitance	12 pF			
I/O capacitance	12 pF			
T_{A} = 25 °C, V_{CC} = GND = 0 V, f = 1.0 MHz, unmeasured pins returned to GND				

DC Characteristics

Table 19 describes the DC characteristics.


Table 19. DC Characteristics

			T _A = 0 °C	to +70	°C			
Symbol	Parameter	V _{CC}	Min	Typ ⁽⁷⁾	Max	Units	Conditions	Notes
V _{CC}	Supply Voltage		2.0		3.6	V	See Notes	5
V _{CH}	Clock Input High Voltage	2.0-3.6	0.8 V _{CC}		V _{CC} +0.3	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	2.0-3.6	V _{SS} -0.3		0.4	V	Driven by External Clock Generator	
V _{IH}	Input High Voltage	2.0-3.6	0.7 V _{CC}		V _{CC} +0.3	V		
V _{IL}	Input Low Voltage	2.0-3.6	V _{SS} -0.3		0.2 V _{CC}	V		
V _{OH1}	Output High Voltage	2.0-3.6	V _{CC} -0.4			V	$I_{OH} = -0.5 \text{ mA}$	
V _{OH2}	Output High Voltage (P36, P37, P00, P01)	2.0-3.6	V _{CC} -0.8			V	I _{OH} = -7 mA	
V _{OL1}	Output Low Voltage	2.0-3.6			0.4	V	I _{OL} = 4.0 mA	
V _{OL2}	Output Low Voltage (P00, P01, P36, P37)	2.0-3.6			0.8	V	I _{OL} = 10 mA	
V _{OFFSET}	Comparator Input Offset Voltage	2.0-3.6			25	mV		
V _{REF}	Comparator Reference Voltage	2.0-3.6	0		V _{CC} -1.75	V		

PS020823-0208 **Electrical Characteristics**


Packaging

Package information for all versions of Crimzon ZLP32300 is displayed in Figure 58 through Figure 65.



SYMBOL	MILLIM	IETER	INCH		
STWIDOL	MIN MAX		MIN	MAX	
A1	0.38	0.81	.015	.032	
A2	3.25	3.68	.128	.145	
В	0.41	0.51	.016	.020	
B1	1.47	1.57	.058	.062	
С	0.20	0.30	.008	.012	
D	25.65	26.16	1.010	1.030	
E	7.49	8.26	.295	.325	
E1	6.10	6.65	.240	.262	
e	2.54	BSC	.100	BSC	
eA	7.87	9.14	.310	.360	
L	3.18	3.43	.125	.135	
Q1	1.42	1.65	.056	.065	
S	1.52	1.65	.060	.065	

CONTROLLING DIMENSIONS : INCH






Figure 58. 20-Pin PDIP Package Diagram

PS020823-0208 Packaging

18 37	expanded register file 20
description	expanded register file architecture 22
functional 19	HI16(D)09h register 26
general 3	HI8(D)0Bh register 25
pin 5	L08(D)0Ah register 26
1	L0I6(D)08h register 26
	program memory map 20
E	RAM 19
EPROM	register description 58
selectable options 58	register file 24
expanded register file 20	register pointer 23
expanded register file architecture 22	register pointer detail 25
expanded register file control registers 64	SMR2(F)0D1h register 33
flag 73	stack 25
interrupt mask register 72	TC16H(D)07h register 26
interrupt priority register 71	TC16L(D)06h register 26
interrupt request register 72	TC8H(D)05h register 27
port 0 and 1 mode register 70	TC8L(D)04h register 27
port 2 configuration register 69	· , ,
port 3 mode register 69	
port configuration register 69	G
register pointer 73	glitch filter circuitry 34
stack pointer high register 74	8
stack pointer low register 74	
stop mode recovery register 66	Н
stop mode recovery register 2 67	halt instruction, counter/timer 47
T16 control register 62	nait instruction, counter/timer 47
T8 and T16 common control functions register	
61	Ī
T8/T16 control register 63	1
TC8 control register 60	input circuit 33
watchdog timer register 68	interrupt block diagram, counter/timer 44
wateridog timer register 00	interrupt types, sources and vectors 45
F	
•	L
features	low-voltage detection register 58
standby modes 2	
ZLP32300 2	
functional description	M
counter/timer functional blocks 33	memory, program 19
CTR(D)01h register 28	modulo-N mode
CTR0(D)00h register 27	T16 OUT 41
CTR2(D)02h register 31	T8 OUT 37
CTR3(D)03h register 33	_

PS020823-0208 Index

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at http://www.zilog.com/kb.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at http://support.zilog.com.

PS020823-0208 Customer Support