



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

|                            |   |
|----------------------------|---|
| Product Status             | Discontinued at Digi-Key  |
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | -   |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, WDT  |
| Number of I/O              | 32  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 237 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 48-BSSOP (0.295", 7.50mm Width)   |
| Supplier Device Package    | 48-SSOP   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/analog-devices/zlp32300h4808g">https://www.e-xfl.com/product-detail/analog-devices/zlp32300h4808g</a> |

**Table 5. 40- and 48-Pin Configuration (Continued)**

| 40-Pin PDIP No | 48-Pin SSOP No | Symbol          |
|----------------|----------------|-----------------|
| 32             | 39             | P12             |
| 33             | 40             | P13             |
| 8              | 9              | P14             |
| 9              | 10             | P15             |
| 12             | 15             | P16             |
| 13             | 16             | P17             |
| 35             | 42             | P20             |
| 36             | 43             | P21             |
| 37             | 44             | P22             |
| 38             | 45             | P23             |
| 39             | 46             | P24             |
| 2              | 2              | P25             |
| 3              | 3              | P26             |
| 4              | 4              | P27             |
| 16             | 19             | P31             |
| 17             | 20             | P32             |
| 18             | 21             | P33             |
| 19             | 22             | P34             |
| 22             | 26             | P35             |
| 24             | 28             | P36             |
| 23             | 27             | P37             |
| 20             | 23             | NC              |
| 40             | 47             | NC              |
| 1              | 1              | NC              |
| 21             | 25             | RESET           |
| 15             | 18             | XTAL1           |
| 14             | 17             | XTAL2           |
| 11             | 12, 13         | V <sub>DD</sub> |
| 31             | 24, 37, 38     | V <sub>SS</sub> |
| 25             | 29             | Pref1/P30       |
|                | 48             | NC              |
|                | 6              | NC              |




Figure 11. Port 3 Counter/Timer Output Configuration

### Comparator Inputs

In ANALOG mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as displayed in [Figure 10](#) on page 15. In DIGITAL mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

- **Note:** *Comparators are powered down by entering STOP mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into DIGITAL mode.*

### Comparator Outputs

These channels can be programmed to be output on P34 and P37 through the PCON register.

## **RESET (Input, Active Low)**

Reset initializes the MCU and is accomplished either through Power-On, Watchdog Timer, Stop Mode Recovery, Low-Voltage detection, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the external reset line must be open-drain to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally.

When the ZLP32300 asserts (Low) the  $\overline{\text{RESET}}$  pin, the internal pull-up is disabled. The ZLP32300 does not assert the  $\overline{\text{RESET}}$  pin when under VBO.

- **Note:** *The external Reset does not initiate an exit from STOP mode.*

register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

► **Note:** *An expanded register bank is also referred to as an expanded register group (see [Figure 13](#)).*

**Counter/Timer8 High Hold Register—TC8H(D)05h**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_HI | [7:0]        | R/W Data    |

**Counter/Timer8 Low Hold Register—TC8L(D)04h**

| Field       | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_LO | [7:0]        | R/W Data    |

**CTR0 Counter/Timer8 Control Register—CTR0(D)00h**

Table 7 lists and briefly describes the fields for this register.

**Table 7. CTR0(D)00h Counter/Timer8 Control Register**

| Field            | Bit Position |     | Value | Description                    |
|------------------|--------------|-----|-------|--------------------------------|
| T8_Enable        | 7-----       | R/W | 0*    | Counter Disabled               |
|                  |              |     | 1     | Counter Enabled                |
|                  |              |     | 0     | Stop Counter                   |
|                  |              |     | 1     | Enable Counter                 |
| Single/Modulo-N  | -6-----      | R/W | 0*    | Modulo-N                       |
|                  |              |     | 1     | Single Pass                    |
| Time_Out         | --5-----     | R/W | 0**   | No Counter Time-Out            |
|                  |              |     | 1     | Counter Time-Out Occurred      |
|                  |              |     | 0     | No Effect                      |
|                  |              |     | 1     | Reset Flag to 0                |
| T8_Clock         | ---43---     | R/W | 0 0** | SCLK                           |
|                  |              |     | 0 1   | SCLK/2                         |
|                  |              |     | 1 0   | SCLK/4                         |
|                  |              |     | 1 1   | SCLK/8                         |
| Capture_INT_Mask | ----2--      | R/W | 0**   | Disable Data Capture Interrupt |
|                  |              |     | 1     | Enable Data Capture Interrupt  |
| Counter_INT_Mask | -----1-      | R/W | 0**   | Disable Time-Out Interrupt     |
|                  |              |     | 1     | Enable Time-Out Interrupt      |
| P34_Out          | -----0       | R/W | 0*    | P34 as Port Output             |
|                  |              |     | 1     | T8 Output on P34               |

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.

**Table 8. CTR1(0D)01h T8 and T16 Common Functions (Continued)**

| Field                            | Bit Position |     | Value | Description            |
|----------------------------------|--------------|-----|-------|------------------------|
| Initial_T16_Out/<br>Falling_Edge | -----0       | R/W | 0*    | TRANSMIT Mode          |
|                                  |              |     | 1     | T16_OUT is 0 Initially |
|                                  |              | R   | 0*    | T16_OUT is 1 Initially |
|                                  |              |     | 1     | DEMODULATION Mode      |
|                                  |              | W   | 0     | No Falling Edge        |
|                                  |              |     | 1     | Falling Edge Detected  |
|                                  |              |     | 0     | No Effect              |
|                                  |              |     | 1     | Reset Flag to 0        |

\*Default at Power-On Reset

\*\*Default at Power-On Reset. Not reset with a Stop Mode Recovery.

**Mode**

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

**P36\_Out/Demodulator\_Input**

In TRANSMIT mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.

**T8/T16\_Logic/Edge \_Detect**


In TRANSMIT mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION mode, this field defines which edge should be detected by the edge detector.

**Transmit\_Submode/Glitch Filter**

In TRANSMIT mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to normal operation mode terminates the 'PING-PONG Mode' operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION mode, this field defines the width of the glitch that must be filtered out.



**Figure 16. Glitch Filter Circuitry**

### T8 TRANSMIT Mode

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1; if it is 1, T8\_OUT is 0. See [Figure 17](#).



**Table 11. Interrupt Types, Sources, and Vectors**

| Name | Source               | Vector Location | Comments                                       |
|------|----------------------|-----------------|--|
| IRQ0 | P32                  | 0,1             | External (P32), Rising, Falling Edge Triggered |
| IRQ1 | P33                  | 2,3             | External (P33), Falling Edge Triggered         |
| IRQ2 | P31, T <sub>IN</sub> | 4,5             | External (P31), Rising, Falling Edge Triggered |
| IRQ3 | T16                  | 6,7             | Internal                                       |
| IRQ4 | T8                   | 8,9             | Internal                                       |
| IRQ5 | LVD                  | 10,11           | Internal                                       |

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Crimzon ZLP32300 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in [Table 12](#).

**Table 12. IRQ Register**

| IRQ |    | Interrupt Edge |            |
|-----|----|----------------|------------|
| D7  | D6 | IRQ2 (P31)     | IRQ0 (P32) |
| 0   | 0  | F              | F          |
| 0   | 1  | F              | R          |
| 1   | 0  | R              | F          |
| 1   | 1  | R/F            | R/F        |


**Note:** F = Falling Edge; R = Rising Edge

### Figure 33. Stop Mode Recovery Source

**Stop Mode Recovery Register 2 (SMR2)**

This register determines the mode of Stop Mode Recovery for SMR2 (see [Figure 34](#)).

SMR2(0F)Dh



If used in conjunction with SMR, either of the two specified events causes a Stop Mode Recovery.

\*Default setting after reset.

\*\*At the XOR gate input.

**Figure 34. Stop Mode Recovery Register 2 ((0F)DH:D2–D4, D6 Write Only)**

If SMR2 is used in conjunction with SMR, either of the specified events causes a Stop Mode Recovery.

► **Note:** Port pins configured as outputs are ignored as an SMR or SMR2 recovery source. For example, if the NAND or P23–P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23–P21) form the NAND equation.

CTR1(0D)01H

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|





Figure 38. T8 and T16 Common Control Functions ((0D)01H: Read/Write)

SMR2(0F)0DH

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



If used in conjunction with SMR, either of the two specified events causes a Stop Mode Recovery.

\*Default setting after reset. Not Reset with a Stop Mode Recovery.

\* \*At the XOR gate input

**Figure 44. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)**

## Standard Control Registers

The standard control registers are displayed in [Figure 46](#) through [Figure 55](#) on page 74.

R246 P2M(F6H)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|




P27–P20 I/O Definition  
0 Defines bit as OUTPUT  
1 Defines bit as INPUT \*

\*Default setting after reset. Not Reset with a Stop Mode Recovery.

**Figure 46. Port 2 Mode Register (F6H: Write Only)**

R247 P3M(F7H)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



0: Port 2 Open Drain \*  
1: Port 2 Push-Pull  
  
0= P31, P32 DIGITAL Mode\*  
1= P31, P32 ANALOG Mode

Reserved (Must be 0)

\*Default setting after reset. Not Reset with a Stop Mode Recovery.

**Figure 47. Port 3 Mode Register (F7H: Write Only)**

R254 SPH(FEH)

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

General-Purpose Register

Figure 54. Stack Pointer High (FEH: Read/Write)

R255 SPL(FFH)

|    |    |    |    |    |    |    |    |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

Stack Pointer Low  
Byte (SP7–SP0)

Figure 55. Stack Pointer Low (FFH: Read/Write)

# Electrical Characteristics

## Absolute Maximum Ratings

Stresses greater than those listed in [Table 18](#) might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.


**Table 17. Absolute Maximum Ratings**

| Parameter   | Minimum | Maximum | Units   | Notes |
|---|---------|---------|---------|-------|
| Ambient temperature under bias                      | 0       | +70     | C       |       |
| Storage temperature                                 | -65     | +150    | C       |       |
| Voltage on any pin with respect to $V_{SS}$         | -0.3    | +5.5    | V       | 1     |
| Voltage on $V_{DD}$ pin with respect to $V_{SS}$    | -0.3    | +3.6    | V       |       |
| Maximum current on input and/or inactive output pin | -5      | +5      | $\mu$ A |       |
| Maximum output current from active output pin       | -25     | +25     | mA      |       |
| Maximum current into $V_{DD}$ or out of $V_{SS}$    |         | 75      | mA      |       |

<sup>1</sup>This voltage applies to all pins except the following:  $V_{DD}$ , P32, P33 and  $\overline{\text{RESET}}$ .

## Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see [Figure 56](#)).



**Figure 56. Test Load Diagram**



Table 19. DC Characteristics (Continued)

| Symbol           | Parameter                                 | T <sub>A</sub> = 0 °C to +70 °C |     |                    |     | Units | Conditions  | Notes   |
|------------------|---|---------------------------------|-----|--------------------|-----|-------|---|---------|
|                  |   | V <sub>CC</sub>                 | Min | Typ <sup>(7)</sup> | Max |       |   |         |
| I <sub>IL</sub>  | Input Leakage                             | 2.0-3.6                         | -1  |                    | 1   | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub><br>Pull-ups disabled               |         |
| R <sub>PU</sub>  | Pull-Up Resistance                        | 2.0                             | 225 |                    | 675 | kΩ    | V <sub>IN</sub> = 0 V, Pull-ups<br>selected by<br>mask option             |         |
|                  |   | 3.6                             | 75  |                    | 275 | kΩ    |   |         |
| I <sub>OL</sub>  | Output Leakage                            | 2.0-3.6                         | -1  |                    | 1   | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub>                                    |         |
| I <sub>CC</sub>  | Supply Current                            | 2.0                             |     | 1                  | 3   | mA    | at 8.0 MHz  | 1, 2    |
|                  |   | 3.6                             |     | 5                  | 10  | mA    | at 8.0 MHz  | 1, 2    |
| I <sub>CC1</sub> | Standby Current<br>(HALT Mode)            | 2.0                             |     | 0.5                | 1.6 | mA    | V <sub>IN</sub> = 0V, V <sub>CC</sub> at 8.0                              | 1, 2, 6 |
|                  |   | 3.6                             |     | 0.8                | 2.0 |       | MHz<br>Same as above  | 1, 2, 6 |
| I <sub>CC2</sub> | Standby Current<br>(STOP Mode)            | 2.0                             |     | 1.6                | 8   | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is                             | 3       |
|                  |   | 3.6                             |     | 1.8                | 10  | μA    | not Running   | 3       |
|                  |   | 2.0                             |     | 5                  | 20  | μA    | Same as above   | 3       |
|                  |   | 3.6                             |     | 8                  | 30  | μA    | V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is<br>Running<br>Same as above | 3       |
| I <sub>LV</sub>  | Standby Current<br>(Low Voltage)          |                                 |     | 1.2                | 6   | μA    | Measured at 1.3 V   | 4       |
| V <sub>BO</sub>  | V <sub>CC</sub> Low Voltage<br>Protection |                                 |     | 1.9                | 2.0 | V     | 8 MHz maximum<br>Ext. CLK Freq.   |         |
| V <sub>LVD</sub> | V <sub>CC</sub> Low Voltage<br>Detection  |                                 |     | 2.4                |     | V     |   |         |
| V <sub>HVD</sub> | V <sub>CC</sub> High Voltage<br>Detection |                                 |     | 2.7                |     | V     |   |         |

**Notes**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to VDD and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 °C.

AC Characteristics

Figure 57 and Table 20 describe the Alternating Current (AC) characteristics.




Figure 57. AC Timing Diagram

# Index

## Numerics

- 16-bit counter/timer circuits 40
- 20-pin DIP package diagram 80
- 20-pin SSOP package diagram 82
- 28-pin DIP package diagram 84
- 28-pin SOIC package diagram 83
- 28-pin SSOP package diagram 85
- 40-pin DIP package diagram 85
- 48-pin SSOP package diagram 86
- 8-bit counter/timer circuits 36

## A

- absolute maximum ratings 75
- AC
  - characteristics 78
  - timing diagram 78
- address spaces, basic 1
- architecture 1
  - expanded register file 22

## B

- basic address spaces 1
- block diagram, ZLP32300 functional 3

## C

- capacitance 76
- characteristics
  - AC 78
  - DC 76
- clock 46
- comparator inputs/outputs 18
- configuration
  - port 0 12
  - port 1 13
  - port 2 14
  - port 3 15

- port 3 counter/timer 17
- counter/timer
  - 16-bit circuits 40
  - 8-bit circuits 36
  - brown-out voltage/standby 58
  - clock 46
  - demodulation mode count capture flowchart 38
  - demodulation mode flowchart 39
  - EPROM selectable options 58
  - glitch filter circuitry 34
  - halt instruction 47
  - input circuit 33
  - interrupt block diagram 44
  - interrupt types, sources and vectors 45
  - oscillator configuration 46
  - output circuit 43
  - port configuration register 48
  - resets and WDT 57
  - SCLK circuit 50
  - stop instruction 47
  - stop mode recovery register 49
  - stop mode recovery register 2 54
  - stop mode recovery source 52
  - T16 demodulation mode 41
  - T16 transmit mode 40
  - T16\_OUT in modulo-N mode 41
  - T16\_OUT in single-pass mode 41
  - T8 demodulation mode 37
  - T8 transmit mode 34
  - T8\_OUT in modulo-N mode 37
  - T8\_OUT in single-pass mode 37
  - transmit mode flowchart 35
  - voltage detection and flags 59
  - watch-dog timer mode register 55
  - watch-dog timer time select 56
- CTR(D)01h T8 and T16 Common Functions 29

## D

- DC characteristics 76
- demodulation mode
  - count capture flowchart 38
  - flowchart 39
  - T16 41

T8 37  
description  
    functional 19  
    general 3  
    pin 5

## E

EPROM  
    selectable options 58  
expanded register file 20  
expanded register file architecture 22  
expanded register file control registers 64  
    flag 73  
    interrupt mask register 72  
    interrupt priority register 71  
    interrupt request register 72  
    port 0 and 1 mode register 70  
    port 2 configuration register 69  
    port 3 mode register 69  
    port configuration register 69  
    register pointer 73  
    stack pointer high register 74  
    stack pointer low register 74  
    stop mode recovery register 66  
    stop mode recovery register 2 67  
    T16 control register 62  
    T8 and T16 common control functions register 61  
    T8/T16 control register 63  
    TC8 control register 60  
    watchdog timer register 68

## F

features  
    standby modes 2  
    ZLP32300 2  
functional description  
    counter/timer functional blocks 33  
    CTR(D)01h register 28  
    CTR0(D)00h register 27  
    CTR2(D)02h register 31  
    CTR3(D)03h register 33

expanded register file 20  
expanded register file architecture 22  
HI16(D)09h register 26  
HI8(D)0Bh register 25  
L08(D)0Ah register 26  
L0I6(D)08h register 26  
program memory map 20  
RAM 19  
register description 58  
register file 24  
register pointer 23  
register pointer detail 25  
SMR2(F)0D1h register 33  
stack 25  
TC16H(D)07h register 26  
TC16L(D)06h register 26  
TC8H(D)05h register 27  
TC8L(D)04h register 27

## G

glitch filter circuitry 34

## H

halt instruction, counter/timer 47

## I

input circuit 33  
interrupt block diagram, counter/timer 44  
interrupt types, sources and vectors 45

## L

low-voltage detection register 58

## M

memory, program 19  
modulo-N mode  
    T16\_OUT 41  
    T8\_OUT 37

register description

- Counter/Timer2 LS-Byte Hold 26
- Counter/Timer2 MS-Byte Hold 26
- Counter/Timer8 Control 27
- Counter/Timer8 High Hold 27
- Counter/Timer8 Low Hold 27
- CTR2 Counter/Timer 16 Control 31
- CTR3 T8/T16 Control 33
- Stop Mode Recovery2 33
- T16\_Capture\_LO 26
- T8 and T16 Common functions 28
- T8\_Capture\_HI 25
- T8\_Capture\_LO 26

register file 24

- expanded 20

register pointer 23

- detail 25

reset pin function 18

resets and WDT 57

## S

SCLK circuit 50

single-pass mode

- T16\_OUT 41

- T8\_OUT 37

stack 25

standard test conditions 75

standby modes 2

stop instruction, counter/timer 47

stop mode recovery

- 2 register 54

- source 52

stop mode recovery 2 54

stop mode recovery register 49

## T

T16 transmit mode 40

T16\_Capture\_HI 26

T8 transmit mode 34

T8\_Capture\_HI 25

test conditions, standard 75

test load diagram 75

timing diagram, AC 78

transmit mode flowchart 35

## V

VCC 5

voltage

- brown-out/standby 58

- detection and flags 59

voltage detection register 64

## W

watchdog timer

- mode register watchdog timer mode register 55

- time select 56

## X

XTAL1 5

XTAL1 pin function 10

XTAL2 5

XTAL2 pin function 10

## Z

ZLP32300 family members 2