
## E. Analog Devices Inc./Maxim Integrated - <u>ZLP32300H4832G Datasheet</u>



#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


#### Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	48-BSSOP (0.295", 7.50mm Width)
Supplier Device Package	48-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/zlp32300h4832g

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong








#### Port 1 (P17–P10)

Port 1 can be configured for standard port input or output mode (see Figure 8). After POR or Stop Mode Recovery, Port 1 is configured as an input port. The output drivers are either push-pull or open-drain and are controlled by bit D1 in the PCON register.

- **Notes:** 1. *The Port 1 direction is reset to be input following an SMR.* 
  - 2. In 20- and 28-pin packages, Port 1 is reserved. A write to this register will have no effect and will always read FF.







#### Port 3 (P37-P30)

Port 3 is a 8-bit, CMOS-compatible fixed I/O port (see Figure 10). Port 3 consists of four fixed input (P33–P30) and four fixed output (P37–P34), which can be configured under software control for interrupt and as output from the counter/timers. P30, P31, P32, and P33 are standard CMOS inputs; P34, P35, P36, and P37 are push-pull outputs.






Figure 10. Port 3 Configuration

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The Analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20

## 18

#### **Comparator Inputs**

In ANALOG mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as displayed in Figure 10 on page 15. In DIGITAL mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

**Note:** Comparators are powered down by entering STOP mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into DIGITAL mode.

#### **Comparator Outputs**

These channels can be programmed to be output on P34 and P37 through the PCON register.

## **RESET (Input, Active Low)**

Reset initializes the MCU and is accomplished either through Power-On, Watchdog Timer, Stop Mode Recovery, Low-Voltage detection, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the external reset line must be open-drain to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally.

When the ZLP32300 asserts (Low) the RESET pin, the internal pull-up is disabled. The ZLP32300 does not assert the RESET pin when under VBO.

**Note:** *The external Reset does not initiate an exit from STOP mode.* 

zilog




Figure 13. Expanded Register File Architecture

22



#### Counter/Timer8 High Hold Register—TC8H(D)05h

Field	Bit Position		Description
T8_Level_HI	[7:0]	R/W	Data

#### Counter/Timer8 Low Hold Register—TC8L(D)04h

Field	Bit Position		Description
T8_Level_LO	[7:0]	R/W	Data

#### CTR0 Counter/Timer8 Control Register—CTR0(D)00h

Table 7 lists and briefly describes the fields for this register.

#### Table 7. CTR0(D)00h Counter/Timer8 Control Register

Field	<b>Bit Position</b>		Value	Description
T8_Enable	7	R/W	0*	Counter Disabled
-			1	Counter Enabled
			0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W	0*	Modulo-N
-			1	Single Pass
Time_Out	5	R/W	0**	No Counter Time-Out
_			1	Counter Time-Out Occurred
			0	No Effect
			1	Reset Flag to 0
T8 _Clock	43	R/W	0 0**	SCLK
			0 1	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Interrupt
			1	Enable Data Capture Interrupt
Counter_INT_Mask	1-	R/W	0**	Disable Time-Out Interrupt
			1	Enable Time-Out Interrupt
P34_Out	0	R/W	0*	P34 as Port Output
			1	T8 Output on P34

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.

#### Initial\_T8\_Out/Rising\_Edge

In TRANSMIT mode, if 0, the output of T8 is set to 0 when it starts to count. If 1, the output of T8 is set to 1 when it starts to count. When the counter is not enabled and this bit is set to 1 or 0, T8 OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D1.

In DEMODULATION mode, this bit is set to 1 when a rising edge is detected in the input signal. In order to reset the mode, a 1 should be written to this location.

#### Initial\_T16 Out/Falling \_Edge

In TRANSMIT mode, if it is 0, the output of T16 is set to 0 when it starts to count. If it is 1, the output of T16 is set to 1 when it starts to count. This bit is effective only in Normal or PING-PONG mode (CTR1, D3; D2). When the counter is not enabled and this bit is set, T16 OUT is set to the opposite state of this bit. This ensures that when the clock is enabled, a transition occurs to the initial state set by CTR1, D0.

In DEMODULATION mode, this bit is set to 1 when a falling edge is detected in the input signal. In order to reset it, a 1 should be written to this location.

Note: Modifying CTR1 (D1 or D0) while the counters are enabled causes unpredictable output from T8/16 OUT.

#### CTR2 Counter/Timer 16 Control Register—CTR2(D)02h

Table 9 lists and briefly describes the fields for this register.

Field	<b>Bit Position</b>		Value	Description
T16_Enable	7	R	0*	Counter Disabled
_			1	Counter Enabled
		W	0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-б	R/W		TRANSMIT Mode
-			0*	Modulo-N
			1	Single Pass
				DEMODULATION Mode
			0	T16 Recognizes Edge
			1	T16 Does Not Recognize
				Edge
Time_Out	5	R	0*	No Counter Timeout
-			1	Counter Timeout
				Occurred
		W	0	No Effect
			1	Reset Flag to 0

#### Table 9. CTR2(D)02h: Counter/Timer16 Control Register

#### Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into SINGLE-PASS mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the PING-PONG mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7), see Figure 26.




Figure 27. Output Circuit

The initial value of T8 or T16 must not be 1. If you stop the timer and restart the timer, reload the initial value to avoid an unknown previous value.

#### **During PING-PONG Mode**

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

#### **Timer Output**

The output logic for the timers is displayed in Figure 27. P34 is used to output T8-OUT when D0 of CTR0 is set. P35 is used to output the value of TI6-OUT when D0 of CTR2 is set. When D6 of CTR1 is set, P36 outputs the logic combination of T8-OUT and T16-OUT determined by D5 and D4 of CTR1.

#### Interrupts

The Crimzon ZLP32300 features six different interrupts (see Table 11 on page 45). The interrupts are maskable and prioritized (see Figure 28). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the




### **Port Configuration**

#### Port Configuration Register

The Port Configuration (PCON) register (see Figure 30) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00.

PCON(FH)00h



\* Default setting after reset

#### Figure 30. Port Configuration Register (PCON) (Write Only)

#### Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

#### Port 1 Output Mode (D1)

Bit 1 controls the output mode of Port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

#### Port 0 Output Mode (D2)

Bit 2 controls the output mode of Port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.



#### SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (see Figure 32). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.




Figure 32. SCLK Circuit

#### Stop Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (see Figure 33 and Table 14).

#### Stop Mode Recovery Register 2—SMR2(F)0Dh

Table 13 lists and briefly describes the fields for this register.

Field	Bit Position	Value	Description
Reserved	7	0	Reserved (Must be 0)
Recovery Level	-6 W	0 <sup>†</sup> 1	Low High
Reserved	5	0	Reserved (Must be 0)

# zilog ,

## Table 13. SMR2(F)0Dh:Stop Mode Recovery Register 2\* (Continued)

Field	<b>Bit Position</b>	Value	Description
Source	432 \	N 000 <sup>†</sup>	A. POR Only
		001	B. NAND of P23–P20
		010	C. NAND of P27–P20
		011	D. NOR of P33–P31
		100	E. NAND of P33–P31
		101	F. NOR of P33–P31, P00, P07
		110	G. NAND of P33–P31, P00, P07
		111	H. NAND of P33–P31, P22–P20
Reserved	10	00	Reserved (Must be 0)
*Port pins cont	figured as outputs ar	e ignored	as an SMR recovery source.

<sup>†</sup>Indicates the value upon Power-On Reset.

51



#### Table 14. Stop Mode Recovery Source

SMR	2:432		Operation			
D4	D3	D2	Description of Action			
0	0	0	POR and/or external reset recovery			
0	0	1	Reserved			
0	1	0	P31 transition			
0	1	1	P32 transition			
1	0	0	P33 transition			
1	0	1	P27 transition			
1	1	0	Logical NOR of P20 through P23			
1	1	1	Logical NOR of P20 through P27			

Note:

Any Port 2 bit defined as an output drives the corresponding input to the default state. For example, if the NOR of P23-P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23-P21) form the NOR equation. This condition allows the remaining inputs to control the AND/OR function, refer to SMR2 register on page 54 for other recover sources.

#### Stop Mode Recovery Delay Select (D5)

This bit, if low, disables the  $T_{POR}$  delay after Stop Mode Recovery. The default configuration of this bit is 1. If the 'fast' wake up is selected, the Stop Mode Recovery source must be kept active for at least 10 TpC.

**Note:** This bit must be set to 1 if a crystal or resonator clock source is used. The  $T_{POR}$  delay allows the clock source to stabilize before executing instructions.

#### Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the Crimzon ZLP32300 from STOP mode. A 0 indicates Low level recovery. The default is 0 on POR.

#### Cold or Warm Start (D7)


This bit is read only. It is set to 1 when the device is recovered from STOP mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery.



## **Expanded Register File Control Registers (0D)**

The expanded register file control registers (0D) are displayed in Figure 37 through Figure 41.

#### CTR0(0D)00H



\*Default setting after reset.

\*\*Default setting after reset. Not reset with a Stop Mode Recovery.

#### Figure 37. TC8 Control Register ((0D)O0H: Read/Write Except Where Noted)



7	D6	D5	D4	D3	D2	D1	D0	
								TRANSMIT Mode*         R/W 0 T16_OUT is 0 initially*         1 T16_OUT is 1 initially         DEMODULATION Mode         R 0 No Falling Edge Detection         R 1 Falling Edge Detection         W 0 No Effect         W 1 Reset Flag to 0         TRANSMIT Mode*         R/W 0 T8_OUT is 0 initially*         1 T8_OUT is 1 initially         DEMODULATION Mode         R/W 0 T8_OUT is 0 initially*         1 T8_OUT is 1 initially         DEMODULATION Mode         R 0 No Rising Edge Detection         R 1 Rising Edge Detection         R 0 No Effect         W 1 Reset Flag to 0         TRANSMIT Mode*         0 No No Effect         W 1 Reset Flag to 0         TRANSMIT Mode*         0 0 Normal Operation*         0 1 PING-PONG Mode         1 0 T16_OUT = 0         1 1 T16_OUT = 1         DEMODULATION Mode         0 0 No Filter         0 1 4 SCLK Cycle Filter         1 0 8 SCLK Cycle Filter
Defa	ult set	ing afte	r resel					1       1       Reserved         TRANSMIT Mode/T8/T16 Logic       0       0       AND**         0       1       OR       1       0         1       0       NOR       1       1       NAND         DEMODULATION Mode       0       0       Falling Edge Detection         1       1       NAND         DEMODULATION Mode       0       Falling Edge Detection         1       1       Reserved         TRANSMIT Mode       0       P36 as Port Output *         1       P36 as T8/T16_OUT         DEMODULATION Mode       0         0       P31 as Demodulator Ing         1       P20 as Demodulator Ing         1       P20 as Demodulator Ing         0       TRANSMIT/DEMODULATION Mode         0       TRANSMIT Mode *








Ensure to differentiate the TRANSMIT mode from DEMODULATION 1. mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

2. Changing from one mode to another cannot be performed without disabling the counter/timers.

#### CTR2(0D)02H


D7	D6	D5	D4	D3	D2	D1	D0	
								<ul> <li>0 P35 is Port Output *</li> <li>1 P35 is TC16 Output</li> <li>0 Disable T16 Timeout Interrupt*</li> <li>1 Enable T16 Timeout Interrupt</li> <li>0 Disable T16 Data Capture Interrupt**</li> <li>1 Enable T16 Data Capture Interrupt</li> <li>0 0 SCLK on T16**</li> <li>0 1 SCLK/2 on T16</li> <li>1 0 SCLK/4 on T16</li> <li>1 1 SCLK/8 on T16</li> <li>R 0 No T16 Timeout**</li> <li>R 1 T16 Timeout Occurs</li> <li>W 0 No Effect</li> <li>W 1 Reset Flag to 0</li> </ul>
	ult set ault se Reco	tting a			t reset	t with a	Stop Mo	TRANSMIT Mode 0 Modulo-N for T16* 1 Single Pass for T16 DEMODULATOR Mode 0 T16 Recognizes Edge 1 T16 Does Not Recognize Edge R 0 T16 Disabled * R 1 T16 Enabled W 0 Stop T16 W 1 Enable T16



# zilog <sub>80</sub>

## Packaging

Package information for all versions of Crimzon ZLP32300 is displayed in Figure 58 through Figure 65.



P		Q1	-
	╾╔╾ <sup>╡</sup> ╶ <del>╞╎</del> ┹ <sub>┣</sub> ╶ <del>╞</del> ╎╼	⊷B1	ļ <u> </u>

SYMBOL	MILLIMETER		INCH	
STMDUL	MIN	MAX	MIN	MAX
A1	0.38	0.81	.015	.032
A2	3.25	3.68	.128	.145
В	0.41	0.51	.016	.020
B1	1.47	1.57	.058	.062
С	0.20	0.30	.008	.012
D	25.65	26.16	1.010	1.030
E	7.49	8.26	.295	.325
E1	6.10	6.65	.240	.262
e	2.54 BSC		.100 BSC	
eA	7.87	9.14	.310	.360
L	3.18	3.43	.125	.135
Q1	1.42	1.65	.056	.065
S	1.52	1.65	.060	.065

-е-

CONTROLLING DIMENSIONS : INCH



INCH

NOM

0.073

0.005

0.068

0.006

0.402

0.209

0.307

0.030

0.0256 TYP



MAX

0.078

0.008

0.070

0.015


0.008


0.407

0.212

0.311

0.037





	1
0-8°	-

SYMBOL

А

A1

A2

В

С

D

Е

е

Н

L

MIN

1.73

0.05

1.68

0.25

0.09

10.07

5.20

7.65

0.63

CONTROLLING DIMENSIONS: MM LEADS ARE COPLANAR WITHIN .004 INCHES.

MILLIMETER

NOM

1.86

0.13

1.73

\_

10.20

5.30

0.65 TYP

7.80

0.75

MAX

1.99

0.21

1.78

0.38

0.20

10.33

5.38

7.90

0.95

MIN

0.068

0.002

0.066

0.010

0.004

0.397


0.205

0.301

0.025







SYMBOL	MILLIMETER		INCH	
SIMDUL	MIN	MAX	MIN	MAX
A1	0.51	1.02	.020	.040
A2	3.18	3.94	.125	.155
В	0.38	0.53	.015	.021
B1	1.02	1.52	.040	.060
С	0.23	0.38	.009	.015
D	52.07	52.58	2.050	2.070
E	15.24	15.75	.600	.620
E1	13.59	14.22	.535	.560
e	2.54 TYP		.100 TYP	
eA	15.49	16.76	.610	.660
L	3.05	3.81	.120	.150
Q1	1.40	1.91	.055	.075
S	1.52	2.29	.060	.090

CONTROLLING DIMENSIONS : INCH

#### Figure 64. 40-Pin PDIP Package Diagram

zilog

88

Device	Part Number	Description	
	ZLP32300P2008G	20-pin PDIP 8 K OTP	
	ZLP32300S2008G	20-pin SOIC 8 K OTP	
	ZLP32300H4804G	48-pin SSOP 4 K OTP	
	ZLP32300P4004G	40-pin PDIP 4 K OTP	
	ZLP32300H2804G	28-pin SSOP 4 K OTP	
	ZLP32300P2804G	28-pin PDIP 4 K OTP	
	ZLP32300S2804G	28-pin SOIC 4 K OTP	
	ZLP32300H2004G	20-pin SSOP 4 K OTP	
	ZLP32300P2004G	20-pin PDIP 4 K OTP	
	ZLP32300S2004G	20-pin SOIC 4 K OTP	
	ZLP323ICE01ZAC*	40-PDIP/48-SSOP Accessory Kit	
	Note: *ZLP323ICE01ZAC h ZCRMZNICE02ZAC	as been replaced by an improved version, G.	
	ZLP128ICE01ZEMG	In-Circuit Emulator	
	Note: *ZLP128ICE01ZEMG ZCRMZNICE01ZEM	has been replaced by an improved version, G.	
	ZCRMZNICE01ZEMG	Crimzon In-Circuit Emulator	
	ZCRMZN00100KITG	Crimzon In-Circuit Emulator Development Kit	
	ZCRMZNICE01ZACG	20-Pin Accessory Kit	
	ZCRMZNICE02ZACG	40/48-Pin Accessory Kit	

1. Replace C with G for Lead-Free Packaging.

2. Contact <u>www.zilog.com</u> for the die form.

For fast results, contact your local Zilog<sup>®</sup> sales office for assistance in ordering the part(s) desired.





#### 93

## 0

oscillator configuration 46 output circuit, counter/timer 43

#### Ρ

package information 20-pin DIP package diagram 80 20-pin SSOP package diagram 82 28-pin DIP package diagram 84 28-pin SOIC package diagram 83 28-pin SSOP package diagram 85 40-pin DIP package diagram 85 48-pin SSOP package diagram 86 part number format 89 pin configuration 20-pin DIP/SOIC/SSOP 5 28-pin DIP/SOIC/SSOP 6 40- and 48-pin 8 40-pin DIP **7** 48-pin SSOP 8 pin functions port 0 (P07 - P00) 11 port 0 (P17 - P10) 12 port 0 configuration 12 port 1 configuration 13 port 2 (P27 - P20) 13 port 2 (P37 - P30) 14 port 2 configuration 14 port 3 configuration 15 port 3 counter/timer configuration 17 reset) 18 XTAL1 (time-based input 10 XTAL2 (time-based output) 10 port 0 configuration 12 port 0 pin function 11 port 1 configuration 13 port 1 pin function 12 port 2 configuration 14 port 2 pin function 13 port 3 configuration 15 port 3 pin function 14 port 3counter/timer configuration 17 port configuration register 48

power connections 1 power supply 5 program memory 19 map 20

## R

ratings, absolute maximum 75 register 54 CTR(D)01h 28 CTR0(D)00h 27 CTR2(D)02h 31 CTR3(D)03h 33 flag 73 HI16(D)09h 26 HI8(D)0Bh 25 interrupt priority 71 interrupt request 72 interruptmask 72 L016(D)08h 26 L08(D)0Ah 26 LVD(D)0Ch 58 pointer 73 port 0 and 1 70 port 2 configuration 69 port 3 mode 69 port configuration 48, 69 SMR2(F)0Dh 33 stack pointer high 74 stack pointer low 74 stop mode recovery 49 stop mode recovery 2 54 stop mode recovery 66 stop mode recovery 2 67 T16 control 62 T8 and T16 common control functions 61 T8/T16 control 63 TC16H(D)07h 26 TC16L(D)06h 26 TC8 control 60 TC8H(D)05h 27 TC8L(D)04h 27 voltage detection 64 watch-dog timer 68