# E. Analog Devices Inc./Maxim Integrated - <u>ZLP32300P2016C Datasheet</u>



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT
Number of I/O	16
Program Memory Size	16KB (16K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/zlp32300p2016c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# Crimzon<sup>®</sup> ZLP32300 Product Specification



Figure 2. Counter/Timers Diagram

# Crimzon<sup>®</sup> ZLP32300 Product Specification

7



Figure 5. 40-Pin PDIP Pin Configuration

open-drain output with output logic as ONE, it is a floating port and reads back as ZERO. The following instruction sets P00-P07 all Low.

AND PO,#%FO

#### Port 0 (P00–P07)

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or opendrain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 01 mode register (P01M). After a hardware reset or Stop Mode Recovery, Port 0 is configured as an input port.

An optional pull-up transistor is available as a OTP option bit on all Port 0 bits with nibble select.

**Note:** *The Port 0 direction is reset to be input following an SMR.* 





#### Port 2 (P27-P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see Figure 9). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A EPROM option bit is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in DEMODULATION mode.

(see T8 and T16 Common Functions—CTR1(0D)01h on page 28). Other edge detect and IRQ modes are described in Table 6.

**Note:** Comparators are powered down by entering STOP mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into DIGITAL mode.

Pin	I/O	Counter/Timers	Comparator	Interrupt
Pref1/P30	IN		RF1	
P31	IN	IN	AN1	IRQ2
P32	IN		AN2	IRQ0
P33	IN		RF2	IRQ1
P34	OUT	Т8	AO1	
P35	OUT	T16		
P36	OUT	T8/16		
P37	OUT		AO2	
P20	I/O	IN		

Table 6. Port 3 Pin Function Summary

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 11). Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.

### Counter/Timer8 High Hold Register—TC8H(D)05h

Field	Bit Position		Description
T8_Level_HI	[7:0]	R/W	Data

#### Counter/Timer8 Low Hold Register—TC8L(D)04h

Field	Bit Position		Description
T8_Level_LO	[7:0]	R/W	Data

## CTR0 Counter/Timer8 Control Register—CTR0(D)00h

Table 7 lists and briefly describes the fields for this register.

# Table 7. CTR0(D)00h Counter/Timer8 Control Register

Field	Bit Position		Value	Description
T8_Enable	7	R/W	0*	Counter Disabled
			1	Counter Enabled
			0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W	0*	Modulo-N
			1	Single Pass
Time_Out	5	R/W	0**	No Counter Time-Out
			1	Counter Time-Out Occurred
			0	No Effect
			1	Reset Flag to 0
T8 _Clock	43	R/W	0 0**	SCLK
			0 1	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Interrupt
			1	Enable Data Capture Interrupt
Counter_INT_Mask	1-	R/W	0**	Disable Time-Out Interrupt
			1	Enable Time-Out Interrupt
P34_Out	0	R/W	0*	P34 as Port Output
			1	T8 Output on P34

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.





### **T8 TRANSMIT Mode**

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1; if it is 1, T8\_OUT is 0. See Figure 17.



Figure 17. TRANSMIT Mode Flowchart

# Crimzon<sup>®</sup> ZLP32300 Product Specification



Figure 22. DEMODULATION Mode Flowchart

This T16 mode is generally used to measure space time, the length of time between bursts of carrier signal (marks).

### If D6 of CTR2 Is 1

T16 ignores the subsequent edges in the input signal and continues counting down. A timeout of T8 causes T16 to capture its current value and generate an interrupt if enabled (CTR2, D2). In this case, T16 does not reload and continues counting. If the D6 bit of CTR2 is toggled (by writing a 0 then a 1 to it), T16 captures and reloads on the next edge (rising, falling, or both depending on CTR1, D5; D4), continuing to ignore subsequent edges.

This T16 mode generally measures mark time, the length of an active carrier signal burst.

If T16 reaches 0, T16 continues counting from FFFFh. Meanwhile, a status bit (CTR2 D5) is set, and an interrupt timeout can be generated if enabled (CTR2 D1).

### **PING-PONG Mode**

This operation mode is only valid in TRANSMIT mode. T8 and T16 must be programmed in SINGLE-PASS mode (CTR0, D6; CTR2, D6), and PING-PONG mode must be programmed in CTR1, D3; D2. You can begin the operation by enabling either T8 or T16 (CTR0, D7 or CTR2, D7). For example, if T8 is enabled, T8\_OUT is set to this initial value (CTR1, D1). According to T8\_OUT's level, TC8H or TC8L is loaded into T8. After the terminal count is reached, T8 is disabled, and T16 is enabled. T16\_OUT then switches to its initial value (CTR1, D0), data from TC16H and TC16L is loaded, and T16 starts to count. After T16 reaches the terminal count, it stops, T8 is enabled again, repeating the entire cycle. Interrupts can be allowed when T8 or T16 reaches terminal control (CTR0, D1; CTR2, D1). To stop the Ping-Pong operation, write 00 to bits D3 and D2 of CTR1, see Figure 26.

**Note:** Enabling Ping-Pong operation while the counter/timers are running might cause intermittent counter/timer function. Disable the counter/timers and reset the status Flags before instituting this operation.



Figure 26. PING-PONG Mode Diagram

# Stop Mode Recovery

### Stop Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (see Figure 31). All bits are write only except bit 7, which is read only. Bit 7 is a Flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (see Figure 33 on page 52) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address OBh.





\*Default after Power-On Reset or Watchdog Reset

- \* \*Default setting after Reset and Stop Mode Recovery.
- \* \* \*At the XOR gate input
- \* \* \* \*Default setting after reset. Must be 1 if using a crystal or resonator clock source.

#### Figure 31. Stop Mode Recovery Register

### **Voltage Detection and Flags**

The Voltage Detection register (LVD, register OCh at the expanded register bank ODh) offers an option of monitoring the  $V_{CC}$  voltage. The Voltage Detection is enabled when bit 0 of LVD register is set. Once Voltage Detection is enabled, the  $V_{CC}$  level is monitored in real time. The HVD Flag (bit 2 of the LVD register) is set only if  $V_{CC}$  is higher than  $V_{HVD}$ . The LVD Flag (bit 1 of the LVD register) is set only if  $V_{CC}$  is lower than the  $V_{LVD}$ . When Voltage Detection is enabled, the LVD Flag also triggers IRQ5. The IRQ bit 5 latches the low-voltage condition until it is cleared by instructions or reset. The IRQ5 interrupt is served if it is enabled in the IMR register. Otherwise, bit 5 of IRQ register is latched as a Flag only.

**Note:** If it is necessary to receive an LVD interrupt upon power-up at an operating voltage lower than the low battery detect threshold, enable interrupts using the Enable Interrupt (EI) instruction prior to enabling the voltage detection.

- **Notes:** 1. Ensure to differentiate the TRANSMIT mode from DEMODULATION mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.
  - 2. Changing from one mode to another cannot be performed without disabling the counter/timers.

#### CTR2(0D)02H

D7	D6	D5	D4	D3	D2	D1	D0	
								<ul> <li>0 P35 is Port Output *</li> <li>1 P35 is TC16 Output</li> <li>0 Disable T16 Timeout Interrupt*</li> <li>1 Enable T16 Timeout Interrupt</li> <li>0 Disable T16 Data Capture Interrupt**</li> <li>1 Enable T16 Data Capture Interrupt</li> <li>0 0 SCLK on T16**</li> <li>0 1 SCLK/2 on T16</li> <li>1 0 SCLK/4 on T16</li> <li>1 1 SCLK/8 on T16</li> <li>1 1 SCLK/8 on T16</li> <li>R 0 No T16 Timeout**</li> <li>R 1 T16 Timeout Occurs</li> <li>W 0 No Effect</li> <li>W 1 Reset Flag to 0</li> </ul>
								TRANSMIT Mode 0 Modulo-N for T16* 1 Single Pass for T16 DEMODULATOR Mode
								0 T16 Recognizes Edge 1 T16 Does Not Recognize Edge
*Default setting after reset **Default setting after reset. Not reset with a Stop Mode Recovery.						R 0 T16 Disabled * R 1 T16 Enabled W 0 Stop T16 W 1 Enable T16		



#### R248 P01M(F8H)



\*Default setting after reset; only P00, P01 and P07 are available on Crimzon ZLP32300 20-pin configurations.

# Figure 48. Port 0 and 1 Mode Register (F8H: Write Only)

T <sub>A</sub> = 0 °C to +70 °C								
Symbol	Parameter	V <sub>cc</sub>	Min	Тур <sup>(7)</sup>	Max	Units	Conditions	Notes
IIL	Input Leakage	2.0-3.6	–1		1	PA	V <sub>IN</sub> = 0 V, V <sub>CC</sub> Pull-ups disabled	
R <sub>PU</sub>	Pull-Up Resistance	2.0 3.6	225 75		675 275	k: k:	V <sub>IN</sub> = 0 V, Pull-ups selected by mask option	
I <sub>OL</sub>	Output Leakage	2.0-3.6	–1		1	PA	$V_{IN} = 0 V, V_{CC}$	
ICC	Supply Current	2.0 3.6		1 5	3 10	mA mA	at 8.0 MHz at 8.0 MHz	1, 2 1, 2
I <sub>CC1</sub>	Standby Current (HALT Mode)	2.0 3.6		0.5 0.8	1.6 2.0	mA	V <sub>IN</sub> = 0V, V <sub>CC</sub> at 8.0 MHz Same as above	1, 2, 6 1, 2, 6
I <sub>CC2</sub>	Standby Current (STOP Mode)	2.0 3.6 2.0 3.6		1.6 1.8 5 8	8 10 20 30	PA PA PA PA	$V_{IN}$ = 0 V, $V_{CC}$ WDT is not Running Same as above $V_{IN}$ = 0 V, $V_{CC}$ WDT is Running Same as above	3 3 3 3
I <sub>LV</sub>	Standby Current (Low Voltage)			1.2	6	PA	Measured at 1.3 V	4
V <sub>BO</sub>	V <sub>CC</sub> Low Voltage Protection			1.9	2.0	V	8 MHz maximum Ext. CLK Freq.	
V <sub>LVD</sub>	Vcc Low Voltage Detection			2.4		V		
V <sub>HVD</sub>	Vcc High Voltage Detection			2.7		V		

## Table 19. DC Characteristics (Continued)

Notes

1. All outputs unloaded, inputs at rail.

2. CL1 = CL2 = 100 pF.

3. Oscillator stopped.

4. Oscillator stops when  $V_{CC}$  falls below  $V_{BO}$  limit.

 It is strongly recommended to add a filter capacitor (minimum 0.1 PF), physically close to VDD and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an infrared LED.

6. Comparator and Timers are on. Interrupt disabled.

7. Typical values shown are at 25 °C.

# 87

# **Ordering Information**

The Crimzon ZLP32300 is available for the following parts:

ice	Part Number	Description
nzon	ZLP32300H4832G	48-pin SSOP 32 K OTP
P32300	ZLP32300P4032G	40-pin PDIP 32 K OTP
	ZLP32300H2832G	28-pin SSOP 32 K OTP
	ZLP32300P2832G	28-pin PDIP 32 K OTP
	ZLP32300S2832G	28-pin SOIC 32 K OTP
	ZLP32300H2032G	20-pin SSOP 32 K OTP
	ZLP32300P2032G	20-pin PDIP 32 K OTP
	ZLP32300S2032G	20-pin SOIC 32 K OTP
	ZLP32300H4816G	48-pin SSOP 16 K OTP
	ZLP32300P4016G	40-pin PDIP 16 K OTP
	ZLP32300H2816G	28-pin SSOP 16 K OTP
	ZLP32300P2816G	28-pin PDIP 16 K OTP
	ZLP32300S2816G	28-pin SOIC 16 K OTP
	ZLP32300H2016G	20-pin SSOP 16 K OTP
	ZLP32300P2016G	20-pin PDIP 16 K OTP
	ZLP32300S2016G	20-pin SOIC 16 K OTP
	ZLP32300H4808G	48-pin SSOP 8 K OTP
	ZLP32300P4008G	40-pin PDIP 8 K OTP
	ZLP32300H2808G	28-pin SSOP 8 K OTP
	ZLP32300P2808G	28-pin PDIP 8 K OTP
	ZLP32300S2808G	28-pin SOIC 8 K OTP
	ZLP32300H2008G	20-pin SSOP 8 K OTP