

Welcome to [E-XFL.COM](http://E-XFL.COM)

## What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "[Embedded - Microcontrollers](#)"

### Details

Product Status	Discontinued at Digi-Key
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT
Number of I/O	16
Program Memory Size	32KB (32K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	20-PDIP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/analog-devices/zlp32300p2032c">https://www.e-xfl.com/product-detail/analog-devices/zlp32300p2032c</a>


# Table of Contents

<b>Architectural Overview</b>	<b>1</b>
Development Features	2
Functional Block Diagram	3
<b>Pin Description</b>	<b>5</b>
Pin Functions	10
XTAL1 Crystal 1 (Time-Based Input)	10
XTAL2 Crystal 2 (Time-Based Output)	10
Input/Output Ports	10
RESET (Input, Active Low)	18
<b>Functional Description</b>	<b>19</b>
Program Memory	19
RAM	19
Expanded Register File	20
Register File	24
Stack	25
Timers	25
Counter/Timer Functional Blocks	33
Interrupts	43
Clock	46
Power Management	47
Port Configuration	48
Stop Mode Recovery	49
Watchdog Timer Mode	55
Low-Voltage Detection	58
Expanded Register File Control Registers (0D)	60
Expanded Register File Control Registers (0F)	65
Standard Control Registers	69
<b>Electrical Characteristics</b>	<b>75</b>
Absolute Maximum Ratings	75
Standard Test Conditions	75
Capacitance	76
DC Characteristics	76
AC Characteristics	78
<b>Packaging</b>	<b>80</b>
<b>Ordering Information</b>	<b>87</b>
Part Number Description	89
<b>Index</b>	<b>91</b>
<b>Customer Support</b>	<b>95</b>

- Port 2: 0–7 pull-up transistors
- EPROM Protection
- WDT enabled at POR


## Functional Block Diagram

Figure 1 displays the Crimzon ZLP32300 MCU functional block diagram.



Note: Refer to the specific package for available pins.

**Figure 1. Crimzon ZLP32300 MCU Functional Block Diagram**




**Figure 8. Port 1 Configuration**

### Port 2 (P27–P20)

Port 2 is an 8-bit, bidirectional, CMOS-compatible I/O port (see [Figure 9](#)). These eight I/O lines can be independently configured under software control as inputs or outputs. Port 2 is always available for I/O operation. A EPROM option bit is available to connect eight pull-up transistors on this port. Bits programmed as outputs are globally programmed as either push-pull or open-drain. The POR resets with the eight bits of Port 2 configured as inputs.

Port 2 also has an 8-bit input OR and AND gate, which can be used to wake up the part. P20 can be programmed to access the edge-detection circuitry in DEMODULATION mode.



**Figure 13. Expanded Register File Architecture**

```

LD                                R1, 2                                ; CTR2→CTR1


LD                                RP, #0Dh                            ; Select ERF D
for access to bank D                                                    ; (working
register group 0)
LD                                RP, #7Dh                            ; Select
expanded register bank D and working                                     ; register
group 7 of bank 0 for access.
LD                                71h, 2
; CTRL2→register 71h
LD                                R1, 2
; CTRL2→register 71h

```

## Register File

The register file (bank 0) consists of 4 I/O port registers, 237 general-purpose registers, 16 control and status registers (R0–R3, R4–R239, and R240–R255, respectively), and two expanded registers groups in Banks D (see [Table 7](#) on page 27) and F. Instructions can access registers directly or indirectly through an 8-bit address field, thereby allowing a short, 4-bit register address to use the Register Pointer (see [Figure 15](#)). In the 4-bit mode, the register file is divided into 16 working register groups, each occupying 16 continuous locations. The Register Pointer addresses the starting location of the active working register group.

► **Note:** *Working register group E0–EF can only be accessed through working registers and indirect addressing modes.*



**Figure 15. Register Pointer—Detail**

## Stack

The internal register file is used for the stack. An 8-bit Stack Pointer SPL (R255) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register.

## Timers

### T8\_Capture\_HI—HI8(D)0Bh

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

Field	Bit Position	Description
T8_Capture_HI	[7:0]	R/W Captured Data—No Effect

**Counter/Timer8 High Hold Register—TC8H(D)05h**

Field	Bit Position	Description
T8_Level_HI	[7:0]	R/W Data

**Counter/Timer8 Low Hold Register—TC8L(D)04h**

Field	Bit Position	Description
T8_Level_LO	[7:0]	R/W Data

**CTR0 Counter/Timer8 Control Register—CTR0(D)00h**

Table 7 lists and briefly describes the fields for this register.

**Table 7. CTR0(D)00h Counter/Timer8 Control Register**

Field	Bit Position		Value	Description
T8_Enable	7-----	R/W	0* 1 0 1	Counter Disabled Counter Enabled Stop Counter Enable Counter
Single/Modulo-N	-6-----	R/W	0* 1	Modulo-N Single Pass
Time_Out	--5-----	R/W	0** 1 0 1	No Counter Time-Out Counter Time-Out Occurred No Effect Reset Flag to 0
T8_Clock	---43---	R/W	0 0** 0 1 1 0 1 1	SCLK SCLK/2 SCLK/4 SCLK/8
Capture_INT_Mask	----2--	R/W	0** 1	Disable Data Capture Interrupt Enable Data Capture Interrupt
Counter_INT_Mask	-----1-	R/W	0** 1	Disable Time-Out Interrupt Enable Time-Out Interrupt
P34_Out	-----0	R/W	0* 1	P34 as Port Output T8 Output on P34

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.



**Table 9. CTR2(D)02h: Counter/Timer16 Control Register (Continued)**

Field	Bit Position		Value	Description
T16_Clock	---43---	R/W	00** 01 10 11	SCLK SCLK/2 SCLK/4 SCLK/8
Capture_INT_Mask	-----2--	R/W	0** 1	Disable Data Capture Int. Enable Data Capture Int.
Counter_INT_Mask	-----1-	R/W	0 1	Disable Timeout Int. Enable Timeout Int.
P35_Out	-----0	R/W	0* 1	P35 as Port Output T16 Output on P35

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.

**T16\_Enable**

This field enables T16 when set to 1.

**Single/Modulo-N**

In TRANSMIT mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.

In DEMODULATION mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see [T16 DEMODULATION Mode](#) on page 41.

**Time\_Out**

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

**T16\_Clock**

This bit defines the frequency of the input signal to Counter/Timer16.

**Capture\_INT\_Mask**

This bit is set to allow an interrupt when data is captured into LO16 and HI16.


**Counter\_INT\_Mask**

Set this bit to allow an interrupt when T16 times out.




**Caution:** *Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.*

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur, see [Figure 19](#) and [Figure 20](#).



**Figure 19. T8\_OUT in SINGLE-PASS Mode**



**Figure 20. T8\_OUT in MODULO-N Mode**



### T8 DEMODULATION Mode

You must program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the time-out status bit (CTR0, D5) is set, and an



**Caution:**

*Do not load these registers at the time the values are to be loaded into the counter/timer to ensure known operation. An initial count of 1 is not allowed. An initial count of 0 causes T16 to count from 0 to FFFFh to FFFEh. Transition from 0 to FFFFh is not a timeout condition.*

**Figure 24. T16\_OUT in SINGLE-PASS Mode****Figure 25. T16\_OUT in MODULO-N Mode****T16 DEMODULATION Mode**

You must program TC16L and TC16H to FFh. After T16 is enabled, and the first edge (rising, falling, or both depending on CTR1 D5; D4) is detected, T16 captures HI16 and LO16, reloads, and begins counting.

**If D6 of CTR2 Is 0**

When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current count in T16 is complemented and put into HI16 and LO16. When data is captured, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt is generated if enabled (CTR2, D2). T16 is loaded with FFFFh and starts again.




Figure 33. Stop Mode Recovery Source


## Watchdog Timer Mode

### Watchdog Timer Mode Register (WDTMR)

The Watchdog Timer is a retriggerable one-shot timer that resets the Z8® if it reaches its terminal count. The WDT must initially be enabled by executing the WDT instruction. On subsequent executions of the WDT instruction, the WDT is refreshed. The WDT circuit is driven by an on-board RC-oscillator. The WDT instruction affects the Zero (Z), Sign (S), and Overflow (V) Flags.

The POR clock source the internal RC-oscillator. Bits 0 and 1 of the WDT register control a tap circuit that determines the minimum time-out period. Bit 2 determines whether the WDT is active during HALT, and Bit 3 determines WDT activity during Stop. Bits 4 through 7 are reserved (see Figure 35). This register is accessible only during the first 60 processor cycles (120 XTAL clocks) from the execution of the first instruction after Power-on reset, Watchdog Reset, or a Stop Mode Recovery (see Figure 34). After this point, the register cannot be modified by any means (intentional or otherwise). The WDTMR cannot be read. The register is located in Bank F of the Expanded Register Group at address location 0Fh. It is organized as shown in Figure 35.

WDTMR(0F)0Fh



\*Default setting after reset

**Figure 35. Watchdog Timer Mode Register (Write Only)**


### Voltage Detection and Flags

The Voltage Detection register (LVD, register 0Ch at the expanded register bank 0Dh) offers an option of monitoring the  $V_{CC}$  voltage. The Voltage Detection is enabled when bit 0 of LVD register is set. Once Voltage Detection is enabled, the  $V_{CC}$  level is monitored in real time. The HVD Flag (bit 2 of the LVD register) is set only if  $V_{CC}$  is higher than  $V_{HVD}$ . The LVD Flag (bit 1 of the LVD register) is set only if  $V_{CC}$  is lower than the  $V_{LVD}$ . When Voltage Detection is enabled, the LVD Flag also triggers IRQ5. The IRQ bit 5 latches the low-voltage condition until it is cleared by instructions or reset. The IRQ5 interrupt is served if it is enabled in the IMR register. Otherwise, bit 5 of IRQ register is latched as a Flag only.

- **Note:** *If it is necessary to receive an LVD interrupt upon power-up at an operating voltage lower than the low battery detect threshold, enable interrupts using the Enable Interrupt (EI) instruction prior to enabling the voltage detection.*

LVD(0D)0CH

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



\*Default setting after reset.


**Figure 41. Voltage Detection Register**

- **Note:** Do not modify register P01M while checking a low-voltage condition. Switching noise of both Ports 0 and 1 together might trigger the LVD Flag.



SMR2(0F)0DH

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



If used in conjunction with SMR, either of the two specified events causes a Stop Mode Recovery.

\*Default setting after reset. Not Reset with a Stop Mode Recovery.

\* \*At the XOR gate input

**Figure 44. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)**

**Table 20. AC Characteristics**

T <sub>A</sub> =0 °C to +70 °C 8.0 MHz							Watchdog Timer Mode Register (D1, D0)
No	Symbol	Parameter	V <sub>CC</sub>	Minimum	Maximum	Units	
1	TpC	Input Clock Period	2.0–3.6	121	DC	ns	1
2	TrC,TfC	Clock Input Rise and Fall Times	2.0–3.6		25	ns	1
3	TwC	Input Clock Width	2.0–3.6	37		ns	1
4	TwTinL	Timer Input Low Width	2.0 3.6	100 70		ns	1
5	TwTinH	Timer Input High Width	2.0–3.6	3TpC			1
6	TpTin	Timer Input Period	2.0–3.6	8TpC			1
7	TrTin,TfTin	Timer Input Rise and Fall Timers	2.0–3.6		100	ns	1
8	TwIL	Interrupt Request Low Time	2.0 3.6	100 70		ns	1, 2
9	TwIH	Interrupt Request Input High Time	2.0–3.6	5TpC			1, 2
10	Twsm	Stop Mode Recovery Width Spec	2.0–3.6	12 10TpC		ns	3 4
11	Tost	Oscillator Start-Up Time	2.0–3.6		5TpC		4
12	Twdt	Watchdog Timer Delay Time	2.0–3.6 2.0–3.6 2.0–3.6 2.0–3.6	5 10 20 80		ms ms ms ms	0, 0 0, 1 1, 0 1, 1
13	T <sub>POR</sub>	Power-on reset	2.0–3.6	2.5	10	ms	

**Notes**

1. Timing Reference uses 0.9 V<sub>CC</sub> for a logic 1 and 0.1 V<sub>CC</sub> for a logic 0.
2. Interrupt request through Port 3 (P33–P31).
3. SMR–D5 = 1.
4. SMR–D5 = 0.

# Index

## Numerics

16-bit counter/timer circuits 40  
 20-pin DIP package diagram 80  
 20-pin SSOP package diagram 82  
 28-pin DIP package diagram 84  
 28-pin SOIC package diagram 83  
 28-pin SSOP package diagram 85  
 40-pin DIP package diagram 85  
 48-pin SSOP package diagram 86  
 8-bit counter/timer circuits 36

## A

absolute maximum ratings 75  
 AC  
     characteristics 78  
     timing diagram 78  
 address spaces, basic 1  
 architecture 1  
     expanded register file 22

## B

basic address spaces 1  
 block diagram, ZLP32300 functional 3

## C

capacitance 76  
 characteristics  
     AC 78  
     DC 76  
 clock 46  
 comparator inputs/outputs 18  
 configuration  
     port 0 12  
     port 1 13  
     port 2 14  
     port 3 15

port 3 counter/timer 17  
 counter/timer  
     16-bit circuits 40  
     8-bit circuits 36  
     brown-out voltage/standby 58  
     clock 46  
     demodulation mode count capture flowchart 38  
     demodulation mode flowchart 39  
     EPROM selectable options 58  
     glitch filter circuitry 34  
     halt instruction 47  
     input circuit 33  
     interrupt block diagram 44  
     interrupt types, sources and vectors 45  
     oscillator configuration 46  
     output circuit 43  
     port configuration register 48  
     resets and WDT 57  
     SCLK circuit 50  
     stop instruction 47  
     stop mode recovery register 49  
     stop mode recovery register 2 54  
     stop mode recovery source 52  
     T16 demodulation mode 41  
     T16 transmit mode 40  
     T16\_OUT in modulo-N mode 41  
     T16\_OUT in single-pass mode 41  
     T8 demodulation mode 37  
     T8 transmit mode 34  
     T8\_OUT in modulo-N mode 37  
     T8\_OUT in single-pass mode 37  
     transmit mode flowchart 35  
     voltage detection and flags 59  
     watch-dog timer mode register 55  
     watch-dog timer time select 56  
 CTR(D)01h T8 and T16 Common Functions 29

## D

DC characteristics 76  
 demodulation mode  
     count capture flowchart 38  
     flowchart 39  
     T16 41

T8 37  
description  
    functional 19  
    general 3  
    pin 5

## E

EPROM  
    selectable options 58  
expanded register file 20  
expanded register file architecture 22  
expanded register file control registers 64  
    flag 73  
    interrupt mask register 72  
    interrupt priority register 71  
    interrupt request register 72  
    port 0 and 1 mode register 70  
    port 2 configuration register 69  
    port 3 mode register 69  
    port configuration register 69  
    register pointer 73  
    stack pointer high register 74  
    stack pointer low register 74  
    stop mode recovery register 66  
    stop mode recovery register 2 67  
    T16 control register 62  
    T8 and T16 common control functions register 61  
    T8/T16 control register 63  
    TC8 control register 60  
    watchdog timer register 68

## F

features  
    standby modes 2  
    ZLP32300 2  
functional description  
    counter/timer functional blocks 33  
    CTR(D)01h register 28  
    CTR0(D)00h register 27  
    CTR2(D)02h register 31  
    CTR3(D)03h register 33

expanded register file 20  
expanded register file architecture 22  
HI16(D)09h register 26  
HI8(D)0Bh register 25  
L08(D)0Ah register 26  
L0I6(D)08h register 26  
program memory map 20  
RAM 19  
register description 58  
register file 24  
register pointer 23  
register pointer detail 25  
SMR2(F)0D1h register 33  
stack 25  
TC16H(D)07h register 26  
TC16L(D)06h register 26  
TC8H(D)05h register 27  
TC8L(D)04h register 27

## G

glitch filter circuitry 34

## H

halt instruction, counter/timer 47

## I

input circuit 33  
interrupt block diagram, counter/timer 44  
interrupt types, sources and vectors 45

## L

low-voltage detection register 58

## M

memory, program 19  
modulo-N mode  
    T16\_OUT 41  
    T8\_OUT 37

# Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <http://www.zilog.com/kb>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <http://support.zilog.com>.