#### Zilog - ZLP32300P4008C Datasheet





#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Discontinued at Digi-Key                                  |
|----------------------------|---|
| Core Processor             | Z8  |
| Core Size                  | 8-Bit   |
| Speed                      | 8MHz  |
| Connectivity               | -   |
| Peripherals                | Brown-out Detect/Reset, HLVD, POR, WDT                    |
| Number of I/O              | 32  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | ОТР   |
| EEPROM Size                | -   |
| RAM Size                   | 237 x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 40-DIP (0.620", 15.75mm)                                  |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/zilog/zlp32300p4008c |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# **Architectural Overview**

Zilog's Crimzon<sup>®</sup> ZLP32300 is an OTP-based member of the MCU family of infrared microcontrollers. With 237 B of general-purpose RAM and 8 KB to 32 KB of OTP, Zilog's CMOS microcontrollers offer fast-executing, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, automated pulse generation/reception, and internal key-scan pull-up transistors.

The Crimzon ZLP32300 architecture (see Figure 1 on page 3) is based on Zilog's 8-bit microcontroller core with an Expanded Register File allowing access to register-mapped peripherals, input/output (I/O) circuits, and powerful counter/timer circuitry. The Z8<sup>®</sup> CPU offers a flexible I/O scheme, an efficient register and address space structure, and a number of ancillary features that are useful in many consumer, automotive, computer peripheral, and battery-operated hand-held applications.

There are three basic address spaces available to support a wide range of configurations:

- 1. Program Memory
- 2. Register File
- 3. Expanded Register File

The register file is composed of 256 Bytes of RAM. It includes four I/O port registers, 16 control and status registers, and 236 general-purpose registers. The Expanded Register File consists of two additional register groups (F and D).

To unburden the program from coping with such real-time problems as generating complex waveforms or receiving and demodulating complex waveform/pulses, the Crimzon ZLP32300 offers a new intelligent counter/timer architecture with 8-bit and 16-bit counter/timers (see Figure 2 on page 4). Also included are a large number of user-selectable modes and two on-board comparators to process analog signals with separate reference voltages.

**Note:** All signals with an overline, " $\overline{}$ ", are active Low. For example,  $B/\overline{W}$ , in which WORD is active Low, and  $\overline{B}/W$ , in which BYTE is active Low.

Power connections use the conventional descriptions listed in Table 1.

| Connection | Circuit         | Device          |
|------------|-----------------|-----------------|
| Power      | V <sub>CC</sub> | V <sub>DD</sub> |
| Ground     | GND             | V <sub>SS</sub> |

#### **Table 1. Power Connections**



| 40-Pin PDIP No | 48-Pin SSOP No | Symbol          |
|----------------|----------------|-----------------|
| 32             | 39             | P12             |
| 33             | 40             | P13             |
| 8              | 9              | P14             |
| 9              | 10             | P15             |
| 12             | 15             | P16             |
| 13             | 16             | P17             |
| 35             | 42             | P20             |
| 36             | 43             | P21             |
| 37             | 44             | P22             |
| 38             | 45             | P23             |
| 39             | 46             | P24             |
| 2              | 2              | P25             |
| 3              | 3              | P26             |
| 4              | 4              | P27             |
| 16             | 19             | P31             |
| 17             | 20             | P32             |
| 18             | 21             | P33             |
| 19             | 22             | P34             |
| 22             | 26             | P35             |
| 24             | 28             | P36             |
| 23             | 27             | P37             |
| 20             | 23             | NC              |
| 40             | 47             | NC              |
| 1              | 1              | NC              |
| 21             | 25             | RESET           |
| 15             | 18             | XTAL1           |
| 14             | 17             | XTAL2           |
| 11             | 12, 13         | V <sub>DD</sub> |
| 31             | 24, 37, 38     | V <sub>SS</sub> |
| 25             | 29             | Pref1/P30       |
|                | 48             | NC              |
|                | 6              | NC              |

#### Table 5. 40- and 48-Pin Configuration (Continued)



| 40-Pin PDIP No | 48-Pin SSOP No | Symbol |
|----------------|----------------|--------|
|                | 14             | NC     |
|                | 30             | NC     |
|                | 36             | NC     |

### **Pin Functions**

### XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

### XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonant to the on-chip oscillator output.

#### Input/Output Ports

 $\wedge$ 

**Caution:** The CMOS input buffer for each Port 0, 1, or 2 pin is always connected to the pin, even when the pin is configured as an output. If the pin is configured as an open-drain output and no external signal is applied, a High output state can cause the CMOS input buffer to float. This might lead to excessive leakage current of more than 100  $\mu$ A. To prevent this leakage, connect the pin to an external signal with a defined logic level or ensure its output state is Low, especially during STOP mode.

Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

Port 0, 1, and 2 have both input and output capability. The input logic is always present no matter whether the port is configured as input or output. When doing a READ instruction, the MCU reads the actual value at the input logic but not from the output buffer. In addition, the instructions of OR, AND, and XOR have the Read-Modify-Write sequence. The MCU first reads the port, and then modifies the value and load back to the port.

Precaution must be taken if the port is configured as open-drain output or if the port is driving any circuit that makes the voltage different from the desired output logic. For example, pins P00–P07 are not connected to anything else. If it is configured as



open-drain output with output logic as ONE, it is a floating port and reads back as ZERO. The following instruction sets P00-P07 all Low.

AND P0,#%F0

#### Port 0 (P00–P07)

Port 0 is an 8-bit, bidirectional, CMOS-compatible port. These eight I/O lines are configured under software control as a nibble I/O port. The output drivers are push-pull or opendrain controlled by bit D2 in the PCON register.

If one or both nibbles are needed for I/O operation, they must be configured by writing to the Port 01 mode register (P01M). After a hardware reset or Stop Mode Recovery, Port 0 is configured as an input port.

An optional pull-up transistor is available as a OTP option bit on all Port 0 bits with nibble select.

**Note:** *The Port 0 direction is reset to be input following an SMR.* 

# zilog

#### Table 8. CTR1(0D)01h T8 and T16 Common Functions (Continued)

| Field            | <b>Bit Position</b> |     | Value | Description            |
|------------------|---------------------|-----|-------|------------------------|
| Initial_T16_Out/ | 0                   |     |       | TRANSMIT Mode          |
| Falling_Edge     |                     | R/W | 0*    | T16_OUT is 0 Initially |
|                  |                     |     | 1     | T16_OUT is 1 Initially |
|                  |                     |     |       | DEMODULATION Mode      |
|                  |                     | R   | 0*    | No Falling Edge        |
|                  |                     |     | 1     | Falling Edge Detected  |
|                  |                     | W   | 0     | No Effect              |
|                  |                     |     | 1     | Reset Flag to 0        |

\*Default at Power-On Reset

\*\*Default at Power-On Reset. Not reset with a Stop Mode Recovery.

#### Mode

If the result is 0, the counter/timers are in TRANSMIT mode; otherwise, they are in DEMODULATION mode.

#### P36\_Out/Demodulator\_Input

In TRANSMIT mode, this bit defines whether P36 is used as a normal output pin or the combined output of T8 and T16.

In DEMODULATION mode, this bit defines whether the input signal to the Counter/Timers is from P20 or P31.

If the input signal is from Port 31, a capture event may also generate an IRQ2 interrupt. To prevent generating an IRQ2, either disable the IRQ2 interrupt by clearing its IMR bit D2 or use P20 as the input.

#### T8/T16\_Logic/Edge \_Detect

In TRANSMIT mode, this field defines how the outputs of T8 and T16 are combined (AND, OR, NOR, NAND).

In DEMODULATION mode, this field defines which edge should be detected by the edge detector.

#### Transmit\_Submode/Glitch Filter

In TRANSMIT mode, this field defines whether T8 and T16 are in the PING-PONG mode or in independent normal operation mode. Setting this field to normal operation mode terminates the 'PING-PONG Mode' operation. When set to 10, T16 is immediately forced to a 0; a setting of 11 forces T16 to output a 1.

In DEMODULATION mode, this field defines the width of the glitch that must be filtered out.





#### **T8 TRANSMIT Mode**

Before T8 is enabled, the output of T8 depends on CTR1, D1. If it is 0, T8\_OUT is 1; if it is 1, T8\_OUT is 0. See Figure 17.





Figure 22. DEMODULATION Mode Flowchart



#### Stop Mode Recovery

#### Stop Mode Recovery Register (SMR)

This register selects the clock divide value and determines the mode of Stop Mode Recovery (see Figure 31). All bits are write only except bit 7, which is read only. Bit 7 is a Flag bit that is hardware set on the condition of Stop recovery and reset by a power-on cycle. Bit 6 controls whether a low level or a high level at the XOR-gate input (see Figure 33 on page 52) is required from the recovery source. Bit 5 controls the reset delay after recovery. Bits D2, D3, and D4 of the SMR register specify the source of the Stop Mode Recovery signal. Bits D0 determines if SCLK/TCLK are divided by 16 or not. The SMR is located in Bank F of the Expanded Register Group at address OBh.





\*Default after Power-On Reset or Watchdog Reset

- \* \*Default setting after Reset and Stop Mode Recovery.
- \* \* \*At the XOR gate input
- \* \* \* \*Default setting after reset. Must be 1 if using a crystal or resonator clock source.

#### Figure 31. Stop Mode Recovery Register





Figure 33. Stop Mode Recovery Source



# **Expanded Register File Control Registers (0D)**

The expanded register file control registers (0D) are displayed in Figure 37 through Figure 41.

#### CTR0(0D)00H



\*Default setting after reset.

\*\*Default setting after reset. Not reset with a Stop Mode Recovery.

#### Figure 37. TC8 Control Register ((0D)O0H: Read/Write Except Where Noted)



#### LVD(0D)0CH



\*Default setting after reset.

#### Figure 41. Voltage Detection Register

**Note:** Do not modify register P01M while checking a low-voltage condition. Switching noise of both Ports 0 and 1 together might trigger the LVD Flag.



#### WDTMR(0F)0FH



\*Default setting after reset. Not Reset with a Stop Mode Recovery.

#### Figure 45. Watchdog Timer Register ((0F) 0FH: Write Only)

#### R254 SPH(FEH)



General-Purpose Register

### Figure 54. Stack Pointer High (FEH: Read/Write)

#### R255 SPL(FFH)



#### Figure 55. Stack Pointer Low (FFH: Read/Write)



# **Electrical Characteristics**

# **Absolute Maximum Ratings**

Stresses greater than those listed in Table 18 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

Table 17. Absolute Maximum Ratings

| Parameter  | Minimum | Maximum | Units | Notes |
|--|---------|---------|-------|-------|
| Ambient temperature under bias   | 0       | +70     | С     |       |
| Storage temperature  | -65     | +150    | С     |       |
| Voltage on any pin with respect to V <sub>SS</sub>   | -0.3    | +5.5    | V     | 1     |
| Voltage on $V_{DD}$ pin with respect to $V_{SS}$   | -0.3    | +3.6    | V     |       |
| Maximum current on input and/or inactive output pin  | -5      | +5      | μA    |       |
| Maximum output current from active output pin  | -25     | +25     | mA    |       |
| Maximum current into $V_{DD}$ or out of $V_{SS}$   |         | 75      | mA    |       |
| <sup>1</sup> This voltage applies to all pins except the following: $V_{DD}$ , P32, P33 and RESET. |         |         |       |       |

# **Standard Test Conditions**

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 56).



Figure 56. Test Load Diagram

#### 80

# Packaging

Package information for all versions of Crimzon ZLP32300 is displayed in Figure 58 through Figure 65.



| SYMBOL | MILLIN   | ETER  | INCH  |       |
|--------|----------|-------|-------|-------|
| STWDOL | MIN      | MAX   | MIN   | MAX   |
| A1     | 0.38     | 0.81  | .015  | .032  |
| A2     | 3.25     | 3.68  | .128  | .145  |
| В      | 0.41     | 0.51  | .016  | .020  |
| B1     | 1.47     | 1.57  | .058  | .062  |
| С      | 0.20     | 0.30  | .008  | .012  |
| D      | 25.65    | 26.16 | 1.010 | 1.030 |
| E      | 7.49     | 8.26  | .295  | .325  |
| E1     | 6.10     | 6.65  | .240  | .262  |
| e      | 2.54 BSC |       | .100  | BSC   |
| eA     | 7.87     | 9.14  | .310  | .360  |
| L      | 3.18     | 3.43  | .125  | .135  |
| Q1     | 1.42     | 1.65  | .056  | .065  |
| S      | 1.52     | 1.65  | .060  | .065  |

F

L\_\_\_



| CONTROLLING | DIMENSIONS | : | INCH |
|-------------|------------|---|------|











# **Ordering Information**

The Crimzon ZLP32300 is available for the following parts:

| Device   | Part Number    | Description          |
|----------|----------------|----------------------|
| Crimzon  | ZLP32300H4832G | 48-pin SSOP 32 K OTP |
| ZLP32300 | ZLP32300P4032G | 40-pin PDIP 32 K OTP |
|          | ZLP32300H2832G | 28-pin SSOP 32 K OTP |
|          | ZLP32300P2832G | 28-pin PDIP 32 K OTP |
|          | ZLP32300S2832G | 28-pin SOIC 32 K OTP |
|          | ZLP32300H2032G | 20-pin SSOP 32 K OTP |
|          | ZLP32300P2032G | 20-pin PDIP 32 K OTP |
|          | ZLP32300S2032G | 20-pin SOIC 32 K OTP |
|          |                |                      |
|          | ZLP32300H4816G | 48-pin SSOP 16 K OTP |
|          | ZLP32300P4016G | 40-pin PDIP 16 K OTP |
|          | ZLP32300H2816G | 28-pin SSOP 16 K OTP |
|          | ZLP32300P2816G | 28-pin PDIP 16 K OTP |
|          | ZLP32300S2816G | 28-pin SOIC 16 K OTP |
|          | ZLP32300H2016G | 20-pin SSOP 16 K OTP |
|          | ZLP32300P2016G | 20-pin PDIP 16 K OTP |
|          | ZLP32300S2016G | 20-pin SOIC 16 K OTP |
|          |                |                      |
|          | ZLP32300H4808G | 48-pin SSOP 8 K OTP  |
|          | ZLP32300P4008G | 40-pin PDIP 8 K OTP  |
|          | ZLP32300H2808G | 28-pin SSOP 8 K OTP  |
|          | ZLP32300P2808G | 28-pin PDIP 8 K OTP  |
|          | ZLP32300S2808G | 28-pin SOIC 8 K OTP  |
|          | ZLP32300H2008G | 20-pin SSOP 8 K OTP  |



# **Part Number Description**

Zilog<sup>®</sup> part numbers consist of a number of components, as shown below. ZLP32300H2832G is a Crimzon ZLP32300 OTP product in a 28-pin SSOP package, with 32 KB of OTP and built with lead-free solder.





#### 93

### 0

oscillator configuration 46 output circuit, counter/timer 43

#### Ρ

package information 20-pin DIP package diagram 80 20-pin SSOP package diagram 82 28-pin DIP package diagram 84 28-pin SOIC package diagram 83 28-pin SSOP package diagram 85 40-pin DIP package diagram 85 48-pin SSOP package diagram 86 part number format 89 pin configuration 20-pin DIP/SOIC/SSOP 5 28-pin DIP/SOIC/SSOP 6 40- and 48-pin 8 40-pin DIP **7** 48-pin SSOP 8 pin functions port 0 (P07 - P00) 11 port 0 (P17 - P10) 12 port 0 configuration 12 port 1 configuration 13 port 2 (P27 - P20) 13 port 2 (P37 - P30) 14 port 2 configuration 14 port 3 configuration 15 port 3 counter/timer configuration 17 reset) 18 XTAL1 (time-based input 10 XTAL2 (time-based output) 10 port 0 configuration 12 port 0 pin function 11 port 1 configuration 13 port 1 pin function 12 port 2 configuration 14 port 2 pin function 13 port 3 configuration 15 port 3 pin function 14 port 3counter/timer configuration 17 port configuration register 48

power connections 1 power supply 5 program memory 19 map 20

# R

ratings, absolute maximum 75 register 54 CTR(D)01h 28 CTR0(D)00h 27 CTR2(D)02h 31 CTR3(D)03h 33 flag 73 HI16(D)09h 26 HI8(D)0Bh 25 interrupt priority 71 interrupt request 72 interruptmask 72 L016(D)08h 26 L08(D)0Ah 26 LVD(D)0Ch 58 pointer 73 port 0 and 1 70 port 2 configuration 69 port 3 mode 69 port configuration 48, 69 SMR2(F)0Dh 33 stack pointer high 74 stack pointer low 74 stop mode recovery 49 stop mode recovery 2 54 stop mode recovery 66 stop mode recovery 2 67 T16 control 62 T8 and T16 common control functions 61 T8/T16 control 63 TC16H(D)07h 26 TC16L(D)06h 26 TC8 control 60 TC8H(D)05h 27 TC8L(D)04h 27 voltage detection 64 watch-dog timer 68



register description Counter/Timer2 LS-Byte Hold 26 Counter/Timer2 MS-Byte Hold 26 Counter/Timer8 Control 27 Counter/Timer8 High Hold 27 Counter/Timer8 Low Hold 27 CTR2 Counter/Timer 16 Control 31 CTR3 T8/T16 Control 33 Stop Mode Recovery2 33 T16 Capture LO 26 T8 and T16 Common functions 28 T8 Capture HI 25 T8 Capture LO 26 register file 24 expanded 20 register pointer 23 detail 25 reset pin function 18 resets and WDT 57

# S

SCLK circuit 50 single-pass mode T16 OUT 41 T8 OUT 37 stack 25 standard test conditions 75 standby modes 2 stop instruction, counter/timer 47 stop mode recovery 2 register 54 source 52 stop mode recovery 2 54 stop mode recovery register 49

# Т

T16 transmit mode 40 T16 Capture HI 26 T8 transmit mode 34 T8 Capture HI 25 test conditions, standard 75 test load diagram 75

timing diagram, AC 78 transmit mode flowchart 35

# V

VCC 5 voltage brown-out/standby 58 detection and flags 59 voltage detection register 64

## W

watchdog timer mode register watchdog timer mode register 55 time select 56

# Х

XTAL1 5 XTAL1 pin function 10 XTAL2 5 XTAL2 pin function 10

# Ζ

ZLP32300 family members 2