



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Discontinued at Digi-Key
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT
Number of I/O	16
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295", 7.50mm Width)
Supplier Device Package	-
Purchase URL	<a href="https://www.e-xfl.com/product-detail/zilog/zlp32300s2016c">https://www.e-xfl.com/product-detail/zilog/zlp32300s2016c</a>

## Revision History

Each instance in the Revision History table reflects a change to this document from its previous revision. For more details, refer to the corresponding pages or appropriate link in the table.

Date	Revision Level	Description	Page Number
February 2008	23	Updated <a href="#">Ordering Information</a> section.	<a href="#">87</a>
January 2008	22	Updated <a href="#">Ordering Information</a> section.	<a href="#">87</a>
July 2007	21	Updated Disclaimer section and implemented style guide.	All
February 2007	20	Updated <a href="#">Low-Voltage Detection</a> .	<a href="#">58</a>
May 2006	19	Updated <a href="#">Figure 33</a> with pin P22 in SMR block input.	<a href="#">52</a>
December 2005	18	Updated <a href="#">Clock</a> and <a href="#">Input/Output Ports</a> sections.	15 and 51


# Table of Contents

<b>Architectural Overview</b>	<b>1</b>
Development Features	2
Functional Block Diagram	3
<b>Pin Description</b>	<b>5</b>
Pin Functions	10
XTAL1 Crystal 1 (Time-Based Input)	10
XTAL2 Crystal 2 (Time-Based Output)	10
Input/Output Ports	10
RESET (Input, Active Low)	18
<b>Functional Description</b>	<b>19</b>
Program Memory	19
RAM	19
Expanded Register File	20
Register File	24
Stack	25
Timers	25
Counter/Timer Functional Blocks	33
Interrupts	43
Clock	46
Power Management	47
Port Configuration	48
Stop Mode Recovery	49
Watchdog Timer Mode	55
Low-Voltage Detection	58
Expanded Register File Control Registers (0D)	60
Expanded Register File Control Registers (0F)	65
Standard Control Registers	69
<b>Electrical Characteristics</b>	<b>75</b>
Absolute Maximum Ratings	75
Standard Test Conditions	75
Capacitance	76
DC Characteristics	76
AC Characteristics	78
<b>Packaging</b>	<b>80</b>
<b>Ordering Information</b>	<b>87</b>
Part Number Description	89
<b>Index</b>	<b>91</b>
<b>Customer Support</b>	<b>95</b>

- Port 2: 0–7 pull-up transistors
- EPROM Protection
- WDT enabled at POR

## Functional Block Diagram

Figure 1 displays the Crimzon ZLP32300 MCU functional block diagram.




Note: Refer to the specific package for available pins.

**Figure 1. Crimzon ZLP32300 MCU Functional Block Diagram**

# Pin Description

The pin configuration for the 20-pin PDIP/SOIC/SSOP is displayed in Figure 3 and described in Table 3. The pin configuration for the 28-pin PDIP/SOIC/SSOP are depicted in Figure 4 and described in Table 4. The pin configurations for the 40-pin PDIP and 48-pin SSOP versions are displayed in Figure 5, Figure 6, and described in Table 5.



**Figure 3. 20-Pin PDIP/SOIC/SSOP Pin Configuration**

**Table 3. 20-Pin PDIP/SOIC/SSOP Pin Identification**

Pin No	Symbol	Function	Direction
1–3	P25–P27	Port 2, Bits 5,6,7	Input/Output
4	P07	Port 0, Bit 7	Input/Output
5	V <sub>DD</sub>	Power Supply	
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8–10	P31–P33	Port 3, Bits 1,2,3	Input
11,12	P34, P36	Port 3, Bits 4,6	Output
13	P00/Pref1/P30	Port 0, Bit 0/Analog reference input Port 3 Bit 0	Input/Output for P00 Input for Pref1/P30
14	P01	Port 0, Bit 1	Input/Output
15	V <sub>SS</sub>	Ground	
16–20	P20–P24	Port 2, Bits 0,1,2,3,4	Input/Output




Figure 5. 40-Pin PDIP Pin Configuration

(see [T8 and T16 Common Functions—CTR1\(0D\)01h](#) on page 28). Other edge detect and IRQ modes are described in [Table 6](#).

► **Note:** *Comparators are powered down by entering STOP mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into DIGITAL mode.*

**Table 6. Port 3 Pin Function Summary**

Pin	I/O	Counter/Timers	Comparator	Interrupt
Pref1/P30	IN		RF1	
P31	IN	IN	AN1	IRQ2
P32	IN		AN2	IRQ0
P33	IN		RF2	IRQ1
P34	OUT	T8	AO1	
P35	OUT	T16		
P36	OUT	T8/16		
P37	OUT		AO2	
P20	I/O	IN		

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see [Figure 11](#)). Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.

### Comparator Inputs

In ANALOG mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as displayed in [Figure 10](#) on page 15. In DIGITAL mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

- **Note:** *Comparators are powered down by entering STOP mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into DIGITAL mode.*

### Comparator Outputs

These channels can be programmed to be output on P34 and P37 through the PCON register.

## **RESET (Input, Active Low)**

Reset initializes the MCU and is accomplished either through Power-On, Watchdog Timer, Stop Mode Recovery, Low-Voltage detection, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the external reset line must be open-drain to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally.

When the ZLP32300 asserts (Low) the  $\overline{\text{RESET}}$  pin, the internal pull-up is disabled. The ZLP32300 does not assert the  $\overline{\text{RESET}}$  pin when under VBO.

- **Note:** *The external Reset does not initiate an exit from STOP mode.*



### T8 Enable

This field enables T8 when set (written) to 1.

### Single/Modulo-N

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

### Timeout

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.



**Caution:** *Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers. The first clock of T8 might not have complete clock width and can occur any time when enabled.*



**Note:** *Ensure to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (DEMODULATION mode) when using the OR or AND commands. These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.*

### T8 Clock

These bits define the frequency of the input signal to T8.

### Capture\_INT\_Mask

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in DEMODULATION mode.

### Counter\_INT\_Mask

Set this bit to allow an interrupt when T8 has a timeout.

### P34\_Out

This bit defines whether P34 is used as a normal output pin or the T8 output.

### T8 and T16 Common Functions—CTR1(0D)01h

This register controls the functions in common with the T8 and T16.

[Table 8](#) lists and briefly describes the fields for this register.

**Table 8. CTR1(0D)01h T8 and T16 Common Functions**

Field	Bit Position		Value	Description
Mode	7-----	R/W	0* 1	TRANSMIT Mode DEMODULATION Mode
P36_Out/ Demodulator_Input	-6-----	R/W	0* 1  0* 1	TRANSMIT Mode Port Output T8/T16 Output DEMODULATION Mode P31 P20
T8/T16_Logic/ Edge_Detect	--54----	R/W	00** 01 10 11  00** 01 10 11	TRANSMIT Mode AND OR NOR NAND DEMODULATION Mode Falling Edge Rising Edge Both Edges Reserved
Transmit_Submode/ Glitch_Filter	----32---	R/W	00* 01 10 11  00* 01 10 11	TRANSMIT Mode Normal Operation PING-PONG Mode T16_Out = 0 T16_Out = 1 DEMODULATION Mode No Filter 4 SCLK Cycle 8 SCLK Cycle Reserved
Initial_T8_Out/ Rising Edge	-----1-	R/W  R  W	0* 1  0* 1  0 1	TRANSMIT Mode T8_OUT is 0 Initially T8_OUT is 1 Initially DEMODULATION Mode No Rising Edge Rising Edge Detected No Effect Reset Flag to 0

**Table 9. CTR2(D)02h: Counter/Timer16 Control Register (Continued)**

Field	Bit Position		Value	Description
T16_Clock	---43---	R/W	00** 01 10 11	SCLK SCLK/2 SCLK/4 SCLK/8
Capture_INT_Mask	-----2--	R/W	0** 1	Disable Data Capture Int. Enable Data Capture Int.
Counter_INT_Mask	-----1-	R/W	0 1	Disable Timeout Int. Enable Timeout Int.
P35_Out	-----0	R/W	0* 1	P35 as Port Output T16 Output on P35

\*Indicates the value upon Power-On Reset.

\*\*Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.

**T16\_Enable**

This field enables T16 when set to 1.

**Single/Modulo-N**

In TRANSMIT mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.

In DEMODULATION mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see [T16 DEMODULATION Mode](#) on page 41.

**Time\_Out**

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

**T16\_Clock**

This bit defines the frequency of the input signal to Counter/Timer16.

**Capture\_INT\_Mask**

This bit is set to allow an interrupt when data is captured into LO16 and HI16.


**Counter\_INT\_Mask**

Set this bit to allow an interrupt when T16 times out.




**Caution:** *Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.*

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur, see [Figure 19](#) and [Figure 20](#).



**Figure 19. T8\_OUT in SINGLE-PASS Mode**



**Figure 20. T8\_OUT in MODULO-N Mode**

### T8 DEMODULATION Mode

You must program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the time-out status bit (CTR0, D5) is set, and an

CTR1(0D)01H

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----





Figure 38. T8 and T16 Common Control Functions ((0D)01H: Read/Write)

CTR3(0D)03H

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



\*Default setting after reset.


\*\*Default setting after reset. Not reset with a Stop Mode Recovery.

**Figure 40. T8/T16 Control Register (0D)03H: Read/Write (Except Where Noted)**

► **Note:** *If Sync Mode is enabled, the first pulse of T8 carrier is always synchronized with T16 (demodulated signal). It can always provide a full carrier pulse.*

SMR(0F)0BH

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



\*Default setting after Reset

\*\*Set after Stop Mode Recovery

\* \* \*At the XOR gate input

\* \* \* \*Default setting after Reset. Must be 1 if using a crystal or resonator clock source.

\* \* \* \*Default setting after Power-On Reset. Not Reset with a Stop Mode Recovery.

**Figure 43. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)**

## Standard Control Registers

The standard control registers are displayed in [Figure 46](#) through [Figure 55](#) on page 74.

R246 P2M(F6H)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----




P27–P20 I/O Definition  
0 Defines bit as OUTPUT  
1 Defines bit as INPUT \*

\*Default setting after reset. Not Reset with a Stop Mode Recovery.

**Figure 46. Port 2 Mode Register (F6H: Write Only)**

R247 P3M(F7H)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



0: Port 2 Open Drain \*  
1: Port 2 Push-Pull  
  
0= P31, P32 DIGITAL Mode\*  
1= P31, P32 ANALOG Mode

Reserved (Must be 0)


\*Default setting after reset. Not Reset with a Stop Mode Recovery.

**Figure 47. Port 3 Mode Register (F7H: Write Only)**



R248 P01M(F8H)

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----



\*Default setting after reset; only P00, P01 and P07 are available on Crimzon ZLP32300 20-pin configurations.

**Figure 48. Port 0 and 1 Mode Register (F8H: Write Only)**

# Electrical Characteristics

## Absolute Maximum Ratings

Stresses greater than those listed in [Table 18](#) might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.


**Table 17. Absolute Maximum Ratings**

Parameter	Minimum	Maximum	Units	Notes
Ambient temperature under bias	0	+70	C	
Storage temperature	-65	+150	C	
Voltage on any pin with respect to $V_{SS}$	-0.3	+5.5	V	1
Voltage on $V_{DD}$ pin with respect to $V_{SS}$	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	$\mu$ A	
Maximum output current from active output pin	-25	+25	mA	
Maximum current into $V_{DD}$ or out of $V_{SS}$		75	mA	

<sup>1</sup>This voltage applies to all pins except the following:  $V_{DD}$ , P32, P33 and  $\overline{\text{RESET}}$ .

## Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see [Figure 56](#)).



**Figure 56. Test Load Diagram**

Table 19. DC Characteristics (Continued)

Symbol	Parameter	T <sub>A</sub> = 0 °C to +70 °C				Units	Conditions	Notes
		V <sub>CC</sub>	Min	Typ <sup>(7)</sup>	Max			
I <sub>IL</sub>	Input Leakage	2.0-3.6	-1		1	μA	V <sub>IN</sub> = 0 V, V <sub>CC</sub> Pull-ups disabled	
R <sub>PU</sub>	Pull-Up Resistance	2.0	225		675	kΩ	V <sub>IN</sub> = 0 V, Pull-ups selected by mask option	
		3.6	75		275	kΩ		
I <sub>OL</sub>	Output Leakage	2.0-3.6	-1		1	μA	V <sub>IN</sub> = 0 V, V <sub>CC</sub>	
I <sub>CC</sub>	Supply Current	2.0		1	3	mA	at 8.0 MHz	1, 2
		3.6		5	10	mA	at 8.0 MHz	1, 2
I <sub>CC1</sub>	Standby Current (HALT Mode)	2.0		0.5	1.6	mA	V <sub>IN</sub> = 0V, V <sub>CC</sub> at 8.0	1, 2, 6
		3.6		0.8	2.0		MHz Same as above	1, 2, 6
I <sub>CC2</sub>	Standby Current (STOP Mode)	2.0		1.6	8	μA	V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is	3
		3.6		1.8	10	μA	not Running	3
		2.0		5	20	μA	Same as above	3
		3.6		8	30	μA	V <sub>IN</sub> = 0 V, V <sub>CC</sub> WDT is Running Same as above	3
I <sub>LV</sub>	Standby Current (Low Voltage)			1.2	6	μA	Measured at 1.3 V	4
V <sub>BO</sub>	V <sub>CC</sub> Low Voltage Protection			1.9	2.0	V	8 MHz maximum Ext. CLK Freq.	
V <sub>LVD</sub>	V <sub>CC</sub> Low Voltage Detection			2.4		V		
V <sub>HVD</sub>	V <sub>CC</sub> High Voltage Detection			2.7		V		

**Notes**

1. All outputs unloaded, inputs at rail.
2. CL1 = CL2 = 100 pF.
3. Oscillator stopped.
4. Oscillator stops when V<sub>CC</sub> falls below V<sub>BO</sub> limit.
5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to VDD and V<sub>SS</sub> pins if operating voltage fluctuations are anticipated, such as those resulting from driving an infrared LED.
6. Comparator and Timers are on. Interrupt disabled.
7. Typical values shown are at 25 °C.

# Packaging

Package information for all versions of Crimzon ZLP32300 is displayed in [Figure 58](#) through [Figure 65](#).




Figure 58. 20-Pin PDIP Package Diagram




Figure 60. 20-Pin SSOP Package Diagram