



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Discontinued at Digi-Key	
Core Processor	Z8	
Core Size	8-Bit	
Speed	8MHz	
Connectivity	-	
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT	
Number of I/O	16	
Program Memory Size	16KB (16K x 8)	
Program Memory Type	ОТР	
EEPROM Size	-	
RAM Size	237 x 8	
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	0°C ~ 70°C (TA)	
Mounting Type	Surface Mount	
Package / Case	20-SOIC (0.295", 7.50mm Width)	
Supplier Device Package	-	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zlp32300s2016c	

Revision History

Each instance in the Revision History table reflects a change to this document from its previous revision. For more details, refer to the corresponding pages or appropriate link in the table.

Date	Revision Level	Description	Page Number
February 2008	23	Updated Ordering Information section.	87
January 2008	22	Updated Ordering Information section.	87
July 2007	21	Updated Disclaimer section and implemented style guide.	All
February 2007	20	Updated Low-Voltage Detection.	58
May 2006	19	Updated Figure 33 with pin P22 in SMR block input.	52
December 2005	18	Updated Clock and Input/Output Ports sections.	15 and 51

PS020823-0208 Revision History

Table of Contents


Architectural Overview
Development Features
Functional Block Diagram
Pin Description
Pin Functions
XTAL1 Crystal 1 (Time-Based Input)
XTAL2 Crystal 2 (Time-Based Output)
Input/Output Ports
RESET (Input, Active Low)
Functional Description 19
Program Memory
RAM19
Expanded Register File
Register File
Stack
Timers
Counter/Timer Functional Blocks
Interrupts
Clock
Power Management
Port Configuration
Stop Mode Recovery
Watchdog Timer Mode
•
Expanded Register File Control Registers (0D)
Expanded Register File Control Registers (0F)
Standard Control Registers
Electrical Characteristics
Absolute Maximum Ratings
Standard Test Conditions
Capacitance
DC Characteristics
AC Characteristics
Packaging 80
Ordering Information 87
Part Number Description
Index
Customer Support

PS020823-0208 **Table of Contents**

- Port 2: 0–7 pull-up transistors
- EPROM Protection
- WDT enabled at POR

Functional Block Diagram

Figure 1 displays the Crimzon ZLP32300 MCU functional block diagram.



Note: Refer to the specific package for available pins.

Figure 1. Crimzon ZLP32300 MCU Functional Block Diagram

PS020823-0208 Architectural Overview

Pin Description

The pin configuration for the 20-pin PDIP/SOIC/SSOP is displayed in Figure 3 and described in Table 3. The pin configuration for the 28-pin PDIP/SOIC/SSOP are depicted in Figure 4 and described in Table 4. The pin configurations for the 40-pin PDIP and 48-pin SSOP versions are displayed in Figure 5, Figure 6, and described in Table 5.




Figure 3. 20-Pin PDIP/SOIC/SSOP Pin Configuration

Table 3. 20-Pin PDIP/SOIC/SSOP Pin Identification

Pin No	Symbol	Function	Direction
1–3	P25-P27	Port 2, Bits 5,6,7	Input/Output
4	P07	Port 0, Bit 7	Input/Output
5	V_{DD}	Power Supply	
6	XTAL2	Crystal Oscillator Clock	Output
7	XTAL1	Crystal Oscillator Clock	Input
8–10	P31–P33	Port 3, Bits 1,2,3	Input
11,12	P34, P36	Port 3, Bits 4,6	Output
13	P00/Pref1/P30	Port 0, Bit 0/Analog reference input Port 3 Bit 0	Input/Output for P00 Input for Pref1/P30
14	P01	Port 0, Bit 1	Input/Output
15	V _{SS}	Ground	
16–20	P20-P24	Port 2, Bits 0,1,2,3,4	Input/Output

PS020823-0208 Pin Description




Figure 5. 40-Pin PDIP Pin Configuration

PS020823-0208 Pin Description

(see T8 and T16 Common Functions—CTR1(0D)01h on page 28). Other edge detect and IRQ modes are described in Table 6.

Note:

Comparators are powered down by entering STOP mode. For P31–P33 to be used in a Stop Mode Recovery source, these inputs must be placed into DIGITAL mode.

Table 6. Port 3 Pin Function Summary

Pin	I/O	Counter/Timers	Comparator	Interrupt
Pref1/P30	IN		RF1	
P31	IN	IN	AN1	IRQ2
P32	IN		AN2	IRQ0
P33	IN		RF2	IRQ1
P34	OUT	T8	AO1	
P35	OUT	T16		
P36	OUT	T8/16		
P37	OUT		AO2	
P20	I/O	IN		

Port 3 also provides output for each of the counter/timers and the AND/OR Logic (see Figure 11). Control is performed by programming bits D5–D4 of CTR1, bit 0 of CTR0, and bit 0 of CTR2.

PS020823-0208 Pin Description

Comparator Inputs

In ANALOG mode, P31 and P32 have a comparator front end. The comparator reference is supplied to P33 and Pref1. In this mode, the P33 internal data latch and its corresponding IRQ1 are diverted to the SMR sources (excluding P31, P32, and P33) as displayed in Figure 10 on page 15. In DIGITAL mode, P33 is used as D3 of the Port 3 input register, which then generates IRQ1.

Note:

Comparators are powered down by entering STOP mode. For P31-P33 to be used in a Stop Mode Recovery source, these inputs must be placed into DIGITAL mode.

Comparator Outputs

These channels can be programmed to be output on P34 and P37 through the PCON register.

RESET (Input, Active Low)

Reset initializes the MCU and is accomplished either through Power-On, Watchdog Timer, Stop Mode Recovery, Low-Voltage detection, or external reset. During Power-On Reset and Watchdog Timer Reset, the internally generated reset drives the reset pin Low for the POR time. Any devices driving the external reset line must be open-drain to avoid damage from a possible conflict during reset conditions. Pull-up is provided internally.

When the ZLP32300 asserts (Low) the RESET pin, the internal pull-up is disabled. The ZLP32300 does not assert the \overline{RESET} pin when under VBO.

Note: The external Reset does not initiate an exit from STOP mode.

PS020823-0208 Pin Description

T8 Enable

This field enables T8 when set (written) to 1.

Single/Modulo-N

When set to 0 (Modulo-N), the counter reloads the initial value when the terminal count is reached. When set to 1 (single-pass), the counter stops when the terminal count is reached.

Timeout

This bit is set when T8 times out (terminal count reached). To reset this bit, write a 1 to its location.



Caution: Writing a 1 is the only way to reset the Terminal Count status condition. Reset this bit before using/enabling the counter/timers. The first clock of T8 might not have complete clock width and can occur any time when enabled.



Note: Ensure to manipulate CTR0, bit 5 and CTR1, bits 0 and 1 (DEMODULATION mode) when using the OR or AND commands. These instructions use a Read-Modify-Write sequence in which the current status from the CTR0 and CTR1 registers is ORed or ANDed with the designated value and then written back into the registers.

T8 Clock

These bits define the frequency of the input signal to T8.

Capture_INT_Mask

Set this bit to allow an interrupt when data is captured into either LO8 or HI8 upon a positive or negative edge detection in DEMODULATION mode.

Counter_INT_Mask

Set this bit to allow an interrupt when T8 has a timeout.

P34 Out

This bit defines whether P34 is used as a normal output pin or the T8 output.

T8 and T16 Common Functions—CTR1(0D)01h

This register controls the functions in common with the T8 and T16.

Table 8 lists and briefly describes the fields for this register.



Table 8. CTR1(0D)01h T8 and T16 Common Functions

Field	Bit Position		Value	Description
Mode	7	R/W	0*	TRANSMIT Mode
			1	DEMODULATION Mode
P36_Out/	-6	R/W		TRANSMIT Mode
Demodulator_Input			0*	Port Output
			1	T8/T16 Output
				DEMODULATION Mode
			0*	P31
			1	P20
T8/T16_Logic/	54	R/W		TRANSMIT Mode
Edge _Detect			00**	AND
			01	OR
			10	NOR
			11	NAND
				DEMODULATION Mode
			00**	Falling Edge
			01	Rising Edge
			10	Both Edges
			11	Reserved
Transmit_Submode/	32	R/W		TRANSMIT Mode
Glitch_Filter			00*	Normal Operation
			01	PING-PONG Mode
			10	T16_Out = 0
			11	T16_Out = 1
				DEMODULATION Mode
			00*	No Filter
			01	4 SCLK Cycle
			10	8 SCLK Cycle
			11	Reserved
Initial_T8_Out/	1-			TRANSMIT Mode
Rising Edge		R/W	0*	T8_OUT is 0 Initially
			1	T8_OUT is 1 Initially
				DEMODULATION Mode
		R	0*	No Rising Edge
			1	Rising Edge Detected
		W	0	No Effect
			1	Reset Flag to 0



Table 9. CTR2(D)02h: Counter/Timer16 Control Register (Continued)

Field	Bit Position		Value	Description
T16 _Clock	43	R/W	00**	SCLK
			01	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Int.
			1	Enable Data Capture Int.
Counter_INT_Mask	1-	R/W	0	Disable Timeout Int.
			1	Enable Timeout Int.
P35_Out	0	R/W	0*	P35 as Port Output
_			1	T16 Output on P35

^{*}Indicates the value upon Power-On Reset.

T16_Enable

This field enables T16 when set to 1.

Single/Modulo-N

In TRANSMIT mode, when set to 0, the counter reloads the initial value when it reaches the terminal count. When set to 1, the counter stops when the terminal count is reached.

In DEMODULATION mode, when set to 0, T16 captures and reloads on detection of all the edges. When set to 1, T16 captures and detects on the first edge but ignores the subsequent edges. For details, see T16 DEMODULATION Mode on page 41.

Time_Out

This bit is set when T16 times out (terminal count reached). To reset the bit, write a 1 to this location.

T16 Clock

This bit defines the frequency of the input signal to Counter/Timer16.

Capture INT Mask

This bit is set to allow an interrupt when data is captured into LO16 and HI16.

Counter_INT_Mask

Set this bit to allow an interrupt when T16 times out.

^{**}Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.



Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur, see Figure 19 and Figure 20.




Figure 19. T8_OUT in SINGLE-PASS Mode




Figure 20. T8_OUT in MODULO-N Mode

T8 DEMODULATION Mode

You must program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the time-out status bit (CTR0, D5) is set, and an







Figure 38. T8 and T16 Common Control Functions ((0D)01H: Read/Write)

CTR3(0D)03H




^{*}Default setting after reset.

Figure 40. T8/T16 Control Register (0D)03H: Read/Write (Except Where Noted)

Note: If Sync Mode is enabled, the first pulse of T8 carrier is always synchronized with T16 (demodulated signal). It can always provide a full carrier pulse.

^{**}Default setting after reset. Not reset with a Stop Mode Recovery.




- *Default setting after Reset
- * *Set after Stop Mode Recovery
- * * *At the XOR gate input
- * * * *Default setting after Reset. Must be 1 if using a crystal or resonator clock source.
- * * * * Default setting after Power-On Reset. Not Reset with a Stop Mode Recovery.

Figure 43. Stop Mode Recovery Register ((0F)0BH: D6-D0=Write Only, D7=Read Only)

Standard Control Registers

The standard control registers are displayed in Figure 46 through Figure 55 on page 74. R246 P2M(F6H)



^{*}Default setting after reset. Not Reset with a Stop Mode Recovery.

Figure 46. Port 2 Mode Register (F6H: Write Only)

R247 P3M(F7H)

D7 D6 D5 D4 D3 D2 D1 D0

0: Port 2 Open Drain *
1: Port 2 Push-Pull


0= P31, P32 DIGITAL Mode*
1= P31, P32 ANALOG Mode

Reserved (Must be 0)

Figure 47. Port 3 Mode Register (F7H: Write Only)

^{*}Default setting after reset. Not Reset with a Stop Mode Recovery.

R248 P01M(F8H)



^{*}Default setting after reset; only P00, P01 and P07 are available on Crimzon ZLP32300 20-pin configurations.

Figure 48. Port 0 and 1 Mode Register (F8H: Write Only)

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in Table 18 might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

Table 17. Absolute Maximum Ratings

Parameter	Minimum	Maximun	n Units	Notes
Ambient temperature under bias	0	+70	С	
Storage temperature	-65	+150	С	
Voltage on any pin with respect to V _{SS}	-0.3	+5.5	V	1
Voltage on V _{DD} pin with respect to V _{SS}	-0.3	+3.6	V	
Maximum current on input and/or inactive output pin	-5	+5	μΑ	
Maximum output current from active output pin	-25	+25	mA	
Maximum current into V _{DD} or out of V _{SS}		75	mA	
¹ This voltage applies to all pins except the following: V P32	P33 and RESET	=		

¹This voltage applies to all pins except the following: V_{DD} , P32, P33 and \overline{RESET} .

Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see Figure 56).




Figure 56. Test Load Diagram

PS020823-0208 Electrical Characteristics

Table 19. DC Characteristics (Continued)

	T _A = 0 °C to +70 °C								
Symbol	Parameter	v_{cc}	Min	Typ ⁽⁷⁾	Max	Units	Conditions	Notes	
I _{IL}	Input Leakage	2.0-3.6	– 1		1	μΑ	V _{IN} = 0 V, V _{CC} Pull-ups disabled		
R _{PU}	Pull-Up Resistance	2.0 3.6	225 75		675 275	kΩ kΩ	V _{IN} = 0 V, Pull-ups selected by mask option		
l _{OL}	Output Leakage	2.0-3.6	-1		1	μΑ	$V_{IN} = 0 V, V_{CC}$		
I _{CC}	Supply Current	2.0 3.6		1 5	3 10	mA mA	at 8.0 MHz at 8.0 MHz	1, 2 1, 2	
I _{CC1}	Standby Current (HALT Mode)	2.0 3.6		0.5 0.8	1.6 2.0	mA	V _{IN} = 0V, V _{CC} at 8.0 MHz Same as above	1, 2, 6 1, 2, 6	
I _{CC2}	Standby Current (STOP Mode)	2.0 3.6 2.0 3.6		1.6 1.8 5 8	8 10 20 30	μΑ μΑ μΑ μΑ	V _{IN} = 0 V, V _{CC} WDT is not Running Same as above V _{IN} = 0 V, V _{CC} WDT is Running Same as above	3	
I _{LV}	Standby Current (Low Voltage)			1.2	6	μΑ	Measured at 1.3 V	4	
V_{BO}	V _{CC} Low Voltage Protection			1.9	2.0	V	8 MHz maximum Ext. CLK Freq.		
V_{LVD}	Vcc Low Voltage Detection			2.4		V			
V _{HVD}	Vcc High Voltage Detection			2.7		V			


Notes

- 1. All outputs unloaded, inputs at rail.
- 2. CL1 = CL2 = 100 pF.
- 3. Oscillator stopped.
- 4. Oscillator stops when V_{CC} falls below V_{BO} limit.
- 5. It is strongly recommended to add a filter capacitor (minimum 0.1 μF), physically close to VDD and V_{SS} pins if operating voltage fluctuations are anticipated, such as those resulting from driving an infrared LED.
- 6. Comparator and Timers are on. Interrupt disabled.
- 7. Typical values shown are at 25 °C.

PS020823-0208 **Electrical Characteristics**


Packaging

Package information for all versions of Crimzon ZLP32300 is displayed in Figure 58 through Figure 65.



SYMBOL	MILLIM	IETER	INCH	
STWIDOL	MIN	MAX	MIN	MAX
A1	0.38	0.81	.015	.032
A2	3.25	3.68	.128	.145
В	0.41	0.51	.016	.020
B1	1.47	1.57	.058	.062
С	0.20	0.30	.008	.012
D	25.65	26.16	1.010	1.030
E	7.49	8.26	.295	.325
E1	6.10	6.65	.240	.262
e	2.54	BSC	.100	BSC
eA	7.87	9.14	.310	.360
L	3.18	3.43	.125	.135
Q1	1.42	1.65	.056	.065
S	1.52	1.65	.060	.065

CONTROLLING DIMENSIONS : INCH






Figure 58. 20-Pin PDIP Package Diagram

PS020823-0208 Packaging




Figure 60. 20-Pin SSOP Package Diagram

PS020823-0208 Packaging