



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, WDT |
| Number of I/O | 16 |
| Program Memory Size | 16KB (16K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | - |
| Purchase URL | https://www.e-xfl.com/product-detail/zilog/zlp32300s2016c00tr |

Revision History

Each instance in the Revision History table reflects a change to this document from its previous revision. For more details, refer to the corresponding pages or appropriate link in the table.

| Date | Revision Level | Description | Page Number |
|---------------|----------------|--|--------------------|
| February 2008 | 23 | Updated Ordering Information section. | 87 |
| January 2008 | 22 | Updated Ordering Information section. | 87 |
| July 2007 | 21 | Updated Disclaimer section and implemented style guide. | All |
| February 2007 | 20 | Updated Low-Voltage Detection . | 58 |
| May 2006 | 19 | Updated Figure 33 with pin P22 in SMR block input. | 52 |
| December 2005 | 18 | Updated Clock and Input/Output Ports sections. | 15 and 51 |




Figure 4. 28-Pin PDIP/SOIC/SSOP Pin Configuration

Table 4. 28-Pin PDIP/SOIC/SSOP Pin Identification

| Pin No | Symbol | Direction | Description |
|--------|---------------------------|--------------|---|
| 1-3 | P25-P27 | Input/Output | Port 2, Bits 5, 6, 7 |
| 4-7 | P04-P07 | Input/Output | Port 0, Bits 4, 5, 6, 7 |
| 8 | V _{DD} | | Power supply |
| 9 | XTAL2 | Output | Crystal, oscillator clock |
| 10 | XTAL1 | Input | Crystal, oscillator clock |
| 11-13 | P31-P33 | Input | Port 3, Bits 1, 2, 3 |
| 14 | P34 | Output | Port 3, Bit 4 |
| 15 | P35 | Output | Port 3, Bit 5 |
| 16 | P37 | Output | Port 3, Bit 7 |
| 17 | P36 | Output | Port 3, Bit 6 |
| 18 | Pref1/P30 Port 3 Bit 0 | Input | Analog ref input; connect to V _{CC} if not used Input for Pref1/P30 |
| 19-21 | P00-P02 | Input/Output | Port 0, Bits 0, 1, 2 |
| 22 | V _{SS} | | Ground |
| 23 | P03 | Input/Output | Port 0, Bit 3 |
| 24-28 | P20-P24 | Input/Output | Port 2, Bits 0–4 |

register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

► **Note:** *An expanded register bank is also referred to as an expanded register group (see [Figure 13](#)).*




Figure 15. Register Pointer—Detail

Stack

The internal register file is used for the stack. An 8-bit Stack Pointer SPL (R255) is used for the internal stack that resides in the general-purpose registers (R4–R239). SPH (R254) can be used as a general-purpose register.

Timers

T8_Capture_HI—HI8(D)0Bh

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 1.

| Field | Bit Position | Description |
|---------------|--------------|-----------------------------|
| T8_Capture_HI | [7:0] | R/W Captured Data—No Effect |

Counter/Timer8 High Hold Register—TC8H(D)05h

| Field | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_HI | [7:0] | R/W Data |

Counter/Timer8 Low Hold Register—TC8L(D)04h

| Field | Bit Position | Description |
|-------------|--------------|-------------|
| T8_Level_LO | [7:0] | R/W Data |

CTR0 Counter/Timer8 Control Register—CTR0(D)00h

Table 7 lists and briefly describes the fields for this register.

Table 7. CTR0(D)00h Counter/Timer8 Control Register

| Field | Bit Position | | Value | Description |
|------------------|--------------|-----|----------------------------|--|
| T8_Enable | 7----- | R/W | 0* 1 0 1 | Counter Disabled Counter Enabled Stop Counter Enable Counter |
| Single/Modulo-N | -6----- | R/W | 0* 1 | Modulo-N Single Pass |
| Time_Out | --5----- | R/W | 0** 1 0 1 | No Counter Time-Out Counter Time-Out Occurred No Effect Reset Flag to 0 |
| T8_Clock | ---43--- | R/W | 0 0** 0 1 1 0 1 1 | SCLK SCLK/2 SCLK/4 SCLK/8 |
| Capture_INT_Mask | ----2-- | R/W | 0** 1 | Disable Data Capture Interrupt Enable Data Capture Interrupt |
| Counter_INT_Mask | -----1- | R/W | 0** 1 | Disable Time-Out Interrupt Enable Time-Out Interrupt |
| P34_Out | -----0 | R/W | 0* 1 | P34 as Port Output T8 Output on P34 |

*Indicates the value upon Power-On Reset.

**Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.

Table 8. CTR1(0D)01h T8 and T16 Common Functions

| Field | Bit Position | | Value | Description |
|------------------------------------|--------------|-----------------------|--|---|
| Mode | 7----- | R/W | 0* 1 | TRANSMIT Mode DEMODULATION Mode |
| P36_Out/ Demodulator_Input | -6----- | R/W | 0* 1 0* 1 | TRANSMIT Mode Port Output T8/T16 Output DEMODULATION Mode P31 P20 |
| T8/T16_Logic/ Edge_Detect | --54---- | R/W | 00** 01 10 11 00** 01 10 11 | TRANSMIT Mode AND OR NOR NAND DEMODULATION Mode Falling Edge Rising Edge Both Edges Reserved |
| Transmit_Submode/ Glitch_Filter | ----32--- | R/W | 00* 01 10 11 00* 01 10 11 | TRANSMIT Mode Normal Operation PING-PONG Mode T16_Out = 0 T16_Out = 1 DEMODULATION Mode No Filter 4 SCLK Cycle 8 SCLK Cycle Reserved |
| Initial_T8_Out/ Rising Edge | -----1- | R/W R W | 0* 1 0* 1 0 1 | TRANSMIT Mode T8_OUT is 0 Initially T8_OUT is 1 Initially DEMODULATION Mode No Rising Edge Rising Edge Detected No Effect Reset Flag to 0 |



Caution: *Using the same instructions for stopping the counter/timers and setting the status bits is not recommended.*

Two successive commands are necessary. First, the counter/timers must be stopped. Second, the status bits must be reset. These commands are required because it takes one counter/timer clock interval for the initiated event to actually occur, see [Figure 19](#) and [Figure 20](#).




Figure 19. T8_OUT in SINGLE-PASS Mode




Figure 20. T8_OUT in MODULO-N Mode

T8 DEMODULATION Mode

You must program TC8L and TC8H to FFh. After T8 is enabled, when the first edge (rising, falling, or both depending on CTR1, D5; D4) is detected, it starts to count down. When a subsequent edge (rising, falling, or both depending on CTR1, D5; D4) is detected during counting, the current value of T8 is complemented and put into one of the capture registers. If it is a positive edge, data is put into LO8; if it is a negative edge, data is put into HI8. From that point, one of the edge detect status bits (CTR1, D1; D0) is set, and an interrupt can be generated if enabled (CTR0, D2). Meanwhile, T8 is loaded with FFh and starts counting again. If T8 reaches 0, the time-out status bit (CTR0, D5) is set, and an

interrupt can be generated if enabled (CTR0, D1). T8 then continues counting from FFh (see [Figure 21](#) and [Figure 22](#)).




Figure 21. DEMODULATION Mode Count Capture Flowchart

Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into SINGLE-PASS mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the PING-PONG mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7), see [Figure 26](#).




Figure 27. Output Circuit

The initial value of T8 or T16 must not be 1. If you stop the timer and restart the timer, reload the initial value to avoid an unknown previous value.

During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

Timer Output

The output logic for the timers is displayed in [Figure 27](#). P34 is used to output T8-OUT when D0 of CTR0 is set. P35 is used to output the value of T16-OUT when D0 of CTR2 is set. When D6 of CTR1 is set, P36 outputs the logic combination of T8-OUT and T16-OUT determined by D5 and D4 of CTR1.

Interrupts

The Crimzon ZLP32300 features six different interrupts (see [Table 11](#) on page 45). The interrupts are maskable and prioritized (see [Figure 28](#)). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the

Table 11. Interrupt Types, Sources, and Vectors

| Name | Source | Vector Location | Comments |
|------|----------------------|-----------------|--|
| IRQ0 | P32 | 0,1 | External (P32), Rising, Falling Edge Triggered |
| IRQ1 | P33 | 2,3 | External (P33), Falling Edge Triggered |
| IRQ2 | P31, T _{IN} | 4,5 | External (P31), Rising, Falling Edge Triggered |
| IRQ3 | T16 | 6,7 | Internal |
| IRQ4 | T8 | 8,9 | Internal |
| IRQ5 | LVD | 10,11 | Internal |

When more than one interrupt is pending, priorities are resolved by a programmable priority encoder controlled by the Interrupt Priority Register. An interrupt machine cycle activates when an interrupt request is granted. As a result, all subsequent interrupts are disabled, and the Program Counter and Status Flags are saved. The cycle then branches to the program memory vector location reserved for that interrupt. All Crimzon ZLP32300 interrupts are vectored through locations in the program memory. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request. To accommodate polled interrupt systems, interrupt inputs are masked, and the Interrupt Request register is polled to determine which of the interrupt requests require service.

An interrupt resulting from AN1 is mapped into IRQ2, and an interrupt from AN2 is mapped into IRQ0. Interrupts IRQ2 and IRQ0 can be rising, falling, or both edge triggered. These interrupts are programmable. The software can poll to identify the state of the pin.

Programming bits for the Interrupt Edge Select are located in the IRQ Register (R250), bits D7 and D6. The configuration is indicated in [Table 12](#).

Table 12. IRQ Register

| IRQ | | Interrupt Edge | |
|-----|----|----------------|------------|
| D7 | D6 | IRQ2 (P31) | IRQ0 (P32) |
| 0 | 0 | F | F |
| 0 | 1 | F | R |
| 1 | 0 | R | F |
| 1 | 1 | R/F | R/F |


Note: F = Falling Edge; R = Rising Edge

Port Configuration

Port Configuration Register

The Port Configuration (PCON) register (see [Figure 30](#)) configures the comparator output on Port 3. It is located in the expanded register 2 at Bank F, location 00.

PCON(FH)00h



* Default setting after reset

Figure 30. Port Configuration Register (PCON) (Write Only)

Comparator Output Port 3 (D0)

Bit 0 controls the comparator used in Port 3. A 1 in this location brings the comparator outputs to P34 and P37, and a 0 releases the Port to its standard I/O configuration.

Port 1 Output Mode (D1)

Bit 1 controls the output mode of Port 1. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

Port 0 Output Mode (D2)

Bit 2 controls the output mode of Port 0. A 1 in this location sets the output to push-pull, and a 0 sets the output to open-drain.

Table 14. Stop Mode Recovery Source

| SMR:432 | | | Operation |
|---------|----|----|------------------------------------|
| D4 | D3 | D2 | Description of Action |
| 0 | 0 | 0 | POR and/or external reset recovery |
| 0 | 0 | 1 | Reserved |
| 0 | 1 | 0 | P31 transition |
| 0 | 1 | 1 | P32 transition |
| 1 | 0 | 0 | P33 transition |
| 1 | 0 | 1 | P27 transition |
| 1 | 1 | 0 | Logical NOR of P20 through P23 |
| 1 | 1 | 1 | Logical NOR of P20 through P27 |

- **Note:** Any Port 2 bit defined as an output drives the corresponding input to the default state. For example, if the NOR of P23-P20 is selected as the recovery source and P20 is configured as an output, the remaining SMR pins (P23-P21) form the NOR equation. This condition allows the remaining inputs to control the AND/OR function, refer to SMR2 register on page 54 for other recover sources.

Stop Mode Recovery Delay Select (D5)

This bit, if low, disables the T_{POR} delay after Stop Mode Recovery. The default configuration of this bit is 1. If the ‘fast’ wake up is selected, the Stop Mode Recovery source must be kept active for at least 10 T_{pC} .

- **Note:** This bit must be set to 1 if a crystal or resonator clock source is used. The T_{POR} delay allows the clock source to stabilize before executing instructions.

Stop Mode Recovery Edge Select (D6)

A 1 in this bit position indicates that a High level on any one of the recovery sources wakes the Crimzon ZLP32300 from STOP mode. A 0 indicates Low level recovery. The default is 0 on POR.

Cold or Warm Start (D7)

This bit is read only. It is set to 1 when the device is recovered from STOP mode. The bit is set to 0 when the device reset is other than Stop Mode Recovery.

WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in [Table 15](#).

Table 15. Watchdog Timer Time Select

| D1 | D0 | Timeout of Internal RC-Oscillator |
|----|----|-----------------------------------|
| 0 | 0 | 5 ms min |
| 0 | 1 | 10 ms min |
| 1 | 0 | 20 ms min |
| 1 | 1 | 80 ms min |

WDTMR During Halt (D2)

This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1, see [Figure 36](#).

CTR1(0D)01H

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|





Figure 38. T8 and T16 Common Control Functions ((0D)01H: Read/Write)

- **Notes:**
1. Ensure to differentiate the TRANSMIT mode from DEMODULATION mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.
 2. Changing from one mode to another cannot be performed without disabling the counter/timers.

CTR2(0D)02H

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|
|----|----|----|----|----|----|----|----|



*Default setting after reset

**Default setting after reset. Not reset with a Stop Mode Recovery.

Figure 39. T16 Control Register ((0D) 2H: Read/Write Except Where Noted)

R250 IRQ(FAH)




Figure 50. Interrupt Request Register (FAH: Read/Write)

R251 IMR(FBH)



*Default setting after reset

**Only by using EI, DI instruction; DI is required before changing the IMR register

Figure 51. Interrupt Mask Register (FBH: Read/Write)

R254 SPH(FEH)

| | | | | | | | |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

General-Purpose Register

Figure 54. Stack Pointer High (FEH: Read/Write)

R255 SPL(FFH)

| | | | | | | | |
|----|----|----|----|----|----|----|----|
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
|----|----|----|----|----|----|----|----|

Stack Pointer Low
Byte (SP7–SP0)

Figure 55. Stack Pointer Low (FFH: Read/Write)

Electrical Characteristics

Absolute Maximum Ratings

Stresses greater than those listed in [Table 18](#) might cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period might affect device reliability.

Table 17. Absolute Maximum Ratings

| Parameter | Minimum | Maximum | Units | Notes |
|---|---------|---------|---------|-------|
| Ambient temperature under bias | 0 | +70 | C | |
| Storage temperature | -65 | +150 | C | |
| Voltage on any pin with respect to V_{SS} | -0.3 | +5.5 | V | 1 |
| Voltage on V_{DD} pin with respect to V_{SS} | -0.3 | +3.6 | V | |
| Maximum current on input and/or inactive output pin | -5 | +5 | μ A | |
| Maximum output current from active output pin | -25 | +25 | mA | |
| Maximum current into V_{DD} or out of V_{SS} | | 75 | mA | |

¹This voltage applies to all pins except the following: V_{DD} , P32, P33 and $\overline{\text{RESET}}$.

Standard Test Conditions

The characteristics listed in this product specification apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (see [Figure 56](#)).




Figure 56. Test Load Diagram




Figure 61. 28-Pin SOIC Package Diagram

Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at <http://www.zilog.com/kb>.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <http://support.zilog.com>.