



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Presiduret Chature	Discontinued at Disi Kau
Product Status	Discontinued at Digi-Key
Core Processor	Z8
Core Size	8-Bit
Speed	8MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, HLVD, POR, WDT
Number of I/O	24
Program Memory Size	16KB (16K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	237 x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/zilog/zlp32300s2816c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Revision History

Each instance in the Revision History table reflects a change to this document from its previous revision. For more details, refer to the corresponding pages or appropriate link in the table.

Date	Revision Level	Description	Page Number
February 2008	23	Updated Ordering Information section.	87
January 2008	22	Updated Ordering Information section.	87
July 2007	21	Updated Disclaimer section and implemented style guide.	All
February 2007	20	Updated Low-Voltage Detection.	58
May 2006	19	Updated Figure 33 with pin P22 in SMR block input.	52
December 2005	18	Updated Clock and Input/Output Ports sections.	15 and 51



					1	
NC		1	-	48		NC
P25		2		47		NC
P26		3		46	Þ	P24
P27		4		45		P23
P04		5		44	Þ	P22
N/C		6		43	Þ	P21
P05		7		42	Þ	P20
P06	С	8		41	Þ	P03
P14		9		40		P13
P15		10		39		P12
P07		11	49 Din	38		VSS
VDD		12	40-P111 SSOP	37	Þ	VSS
VDD		13	3301	36	Þ	N/C
N/C		14		35		P02
P16		15		34		P11
P17		16		33		P10
XTAL2		17		32	Þ	P01
XTAL1	С	18		31	Þ	P00
P31		19		30	Þ	N/C
P32		20		29	Þ	PREF1/P30
P33		21		28	Þ	P36
P34		22		27	Þ	P37
NC		23		26	Þ	P35
VSS		24		25	Þ	RESET

Figure 6. 48-Pin SSOP Pin Configuration

Table 5. 40- and 48-Pin Configuration

40-Pin PDIP No	48-Pin SSOP No	Symbol
26	31	P00
27	32	P01
30	35	P02
34	41	P03
5	5	P04
6	7	P05
7	8	P06
10	11	P07
28	33	P10
29	34	P11



40-Pin PDIP No	48-Pin SSOP No	Symbol
32	39	P12
33	40	P13
8	9	P14
9	10	P15
12	15	P16
13	16	P17
35	42	P20
36	43	P21
37	44	P22
38	45	P23
39	46	P24
2	2	P25
3	3	P26
4	4	P27
16	19	P31
17	20	P32
18	21	P33
19	22	P34
22	26	P35
24	28	P36
23	27	P37
20	23	NC
40	47	NC
1	1	NC
21	25	RESET
15	18	XTAL1
14	17	XTAL2
11	12, 13	V _{DD}
31	24, 37, 38	V _{SS}
25	29	Pref1/P30
	48	NC
	6	NC

Table 5. 40- and 48-Pin Configuration (Continued)



40-Pin PDIP No	48-Pin SSOP No	Symbol
	14	NC
	30	NC
	36	NC

Pin Functions

XTAL1 Crystal 1 (Time-Based Input)

This pin connects a parallel-resonant crystal or ceramic resonator to the on-chip oscillator input. Additionally, an optional external single-phase clock can be coded to the on-chip oscillator input.

XTAL2 Crystal 2 (Time-Based Output)

This pin connects a parallel-resonant crystal or ceramic resonant to the on-chip oscillator output.

Input/Output Ports

 \wedge

Caution: The CMOS input buffer for each Port 0, 1, or 2 pin is always connected to the pin, even when the pin is configured as an output. If the pin is configured as an open-drain output and no external signal is applied, a High output state can cause the CMOS input buffer to float. This might lead to excessive leakage current of more than 100 μ A. To prevent this leakage, connect the pin to an external signal with a defined logic level or ensure its output state is Low, especially during STOP mode.

Internal pull-ups are disabled on any given pin or group of port pins when programmed into output mode.

Port 0, 1, and 2 have both input and output capability. The input logic is always present no matter whether the port is configured as input or output. When doing a READ instruction, the MCU reads the actual value at the input logic but not from the output buffer. In addition, the instructions of OR, AND, and XOR have the Read-Modify-Write sequence. The MCU first reads the port, and then modifies the value and load back to the port.

Precaution must be taken if the port is configured as open-drain output or if the port is driving any circuit that makes the voltage different from the desired output logic. For example, pins P00–P07 are not connected to anything else. If it is configured as





Figure 10. Port 3 Configuration

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The Analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20

23

The upper nibble of the register pointer (see Figure 14) selects which working register group, of 16 bytes in the register file, is accessed out of the possible 256. The lower nibble selects the expanded register file bank and, in the case of the Crimzon ZLP32300 family, banks 0, F, and D are implemented. A 0h in the lower nibble allows the normal register file (bank 0) to be addressed. Any other value from 1h to Fh exchanges the lower 16 registers to an expanded register bank.







Example: Crimzon ZLP32300 (see Figure 13 on page 22)

R253 RP = 00h R0 = Port 0 R1 = Port 1 R2 = Port 2 R3 = Port 3

But if:

R253 RP = 0DhR0 = CTR0R1 = CTR1R2 = CTR2R3 = CTR3

The counter/timers are mapped into ERF group D. Access is easily performed using the following:

LD	RP, #0Dh	; Select ERF D
for access to bank D		
		; (working
register group 0)		
LD	R0,#xx	; load CTRO
LD	1, #xx	; load CTR1



Counter/Timer8 High Hold Register—TC8H(D)05h

Field	Bit Position		Description
T8_Level_HI	[7:0]	R/W	Data

Counter/Timer8 Low Hold Register—TC8L(D)04h

Field	Bit Position		Description
T8_Level_LO	[7:0]	R/W	Data

CTR0 Counter/Timer8 Control Register—CTR0(D)00h

Table 7 lists and briefly describes the fields for this register.

Table 7. CTR0(D)00h Counter/Timer8 Control Register

Field	Bit Position		Value	Description
T8_Enable	7	R/W	0*	Counter Disabled
			1	Counter Enabled
			0	Stop Counter
			1	Enable Counter
Single/Modulo-N	-6	R/W	0*	Modulo-N
			1	Single Pass
Time_Out	5	R/W	0**	No Counter Time-Out
			1	Counter Time-Out Occurred
			0	No Effect
			1	Reset Flag to 0
T8 _Clock	43	R/W	0 0**	SCLK
			0 1	SCLK/2
			10	SCLK/4
			11	SCLK/8
Capture_INT_Mask	2	R/W	0**	Disable Data Capture Interrupt
			1	Enable Data Capture Interrupt
Counter_INT_Mask	1-	R/W	0**	Disable Time-Out Interrupt
			1	Enable Time-Out Interrupt
P34_Out	0	R/W	0*	P34 as Port Output
			1	T8 Output on P34

*Indicates the value upon Power-On Reset.

**Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.



33

P35_Out

This bit defines whether P35 is used as a normal output pin or T16 output.

CTR3 T8/T16 Control Register—CTR3(D)03h

Table 10 lists and briefly describes the fields for this register. This register allows the T_8 and T_{16} counters to be synchronized.

Table 10.CTR3 (D)03h: T8/T16 Control Register

Field	Bit Position		Value	Description
T ₁₆ Enable	7	R	0*	Counter Disabled
10		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
T ₈ Enable	-6	R	0*	Counter Disabled
°		R	1	Counter Enabled
		W	0	Stop Counter
		W	1	Enable Counter
Sync Mode	5	R/W	0**	Disable Sync Mode
			1	Enable Sync Mode
Reserved	43210	R	1	Always reads 11111
		W	х	No Effect

*Indicates the value upon Power-On Reset.

**Indicates the value upon Power-On Reset. Not reset with a Stop Mode Recovery.

Counter/Timer Functional Blocks

Input Circuit

The edge detector monitors the input signal on P31 or P20. Based on CTR1 D5–D4, a pulse is generated at the Pos Edge or Neg Edge line when an edge is detected. Glitches in the input signal that have a width less than specified (CTR1 D3, D2) are filtered out (see Figure 16).

Initiating PING-PONG Mode

First, make sure both counter/timers are not running. Set T8 into SINGLE-PASS mode (CTR0, D6), set T16 into SINGLE-PASS mode (CTR2, D6), and set the PING-PONG mode (CTR1, D2; D3). These instructions can be in random order. Finally, start PING-PONG mode by enabling either T8 (CTR0, D7) or T16 (CTR2, D7), see Figure 26.



Figure 27. Output Circuit

The initial value of T8 or T16 must not be 1. If you stop the timer and restart the timer, reload the initial value to avoid an unknown previous value.

During PING-PONG Mode

The enable bits of T8 and T16 (CTR0, D7; CTR2, D7) are set and cleared alternately by hardware. The timeout bits (CTR0, D5; CTR2, D5) are set every time the counter/timers reach the terminal count.

Timer Output

The output logic for the timers is displayed in Figure 27. P34 is used to output T8-OUT when D0 of CTR0 is set. P35 is used to output the value of TI6-OUT when D0 of CTR2 is set. When D6 of CTR1 is set, P36 outputs the logic combination of T8-OUT and T16-OUT determined by D5 and D4 of CTR1.

Interrupts

The Crimzon ZLP32300 features six different interrupts (see Table 11 on page 45). The interrupts are maskable and prioritized (see Figure 28). The six sources are divided as follows: three sources are claimed by Port 3 lines P33–P31, two by the

zilog ,

Table 13. SMR2(F)0Dh:Stop Mode Recovery Register 2* (Continued)

Field	Bit Position		Value	Description
Source	432	W	000†	A. POR Only
			001	B. NAND of P23–P20
			010	C. NAND of P27–P20
			011	D. NOR of P33–P31
			100	E. NAND of P33–P31
			101	F. NOR of P33–P31, P00, P07
			110	G. NAND of P33–P31, P00, P07
			111	H. NAND of P33–P31, P22–P20
Reserved	10		00	Reserved (Must be 0)
*Port pins configured as outputs are ignored as an SMR recovery source.				

[†]Indicates the value upon Power-On Reset.

51



Table 16. EPROM Selectable Options

Port 00–03 Pull-Ups	ON/OFF
Port 04–07 Pull-Ups	ON/OFF
Port 10–13 Pull-Ups	ON/OFF
Port 14–17 Pull-Ups	ON/OFF
Port 20–27 Pull-Ups	ON/OFF
EPROM Protection	ON/OFF
Watchdog Timer at Power-On Reset	ON/OFF

Voltage Brownout/Standby

An on-chip Voltage Comparator checks that the V_{DD} is at the required level for correct operation of the device. Reset is globally driven when V_{DD} falls below V_{BO} . A small drop in V_{DD} causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. If the V_{DD} is allowed to stay above V_{RAM} , the RAM content is preserved. When the power level is returned to above V_{BO} , the device performs a POR and functions normally.

Low-Voltage Detection

Low-Voltage Detection Register—LVD(D)0Ch

Note: *Voltage detection does not work at STOP mode.*

Field	Bit Position			Description
LVD	76543			Reserved No Effect
	2	R	1 0*	HVD Flag set HVD Flag reset
	1-	R	1 0*	LVD Flag set LVD Flag reset
	0	R/W	1 0*	Enable VD Disable VD
*Default a	fter POR			

Note: Do not modify register P01M while checking a low-voltage condition. Switching noise of both Ports 0 and 1 together might trigger the LVD Flag.





Ensure to differentiate the TRANSMIT mode from DEMODULATION 1. mode. Depending on which of these two modes is operating, the CTR1 bit has different functions.

2. Changing from one mode to another cannot be performed without disabling the counter/timers.

CTR2(0D)02H

D7	D6	D5	D4	D3	D2	D1	D0	
								 0 P35 is Port Output * 1 P35 is TC16 Output 0 Disable T16 Timeout Interrupt* 1 Enable T16 Timeout Interrupt 0 Disable T16 Data Capture Interrupt** 1 Enable T16 Data Capture Interrupt* 0 0 SCLK on T16** 0 0 SCLK/2 on T16 1 SCLK/2 on T16 1 SCLK/8 on T16 1 SCLK/8 on T16 R 0 No T16 Timeout** R 1 T16 Timeout Occurs W 0 No Effect W 1 Reset Flag to 0
							TRANSMIT Mode 0 Modulo-N for T16* 1 Single Pass for T16 DEMODUL ATOD Mode	
								DEMODULATOR Mode 0 T16 Recognizes Edge 1 T16 Does Not Recognize Edge
*Default setting after reset **Default setting after reset. Not reset with a Stop Mode Recovery.							R 0 T16 Disabled * R 1 T16 Enabled W 0 Stop T16 W 1 Enable T16	







	1 ON
	Reserved (Must be 0)
	Stop Mode Recovery Source 000 POR Only * 001 Reserved 010 P31 011 P32 100 P33 101 P27 110 P2 NOR 0–3 111 P2 NOR 0–7
	Stop Delay 0 OFF 1 ON * * * *
	Stop Recovery Level * * * 0 Low * 1 High
	Stop Flag 0 POR * * * * * 1 Stop Recovery * *

*Default setting after Reset

SMR(0F)0BH

D6

D5

D4

D3

D2

D7

* *Set after Stop Mode Recovery

* * *At the XOR gate input

*** *Default setting after Reset. Must be 1 if using a crystal or resonator clock source.

*** * *Default setting after Power-On Reset. Not Reset with a Stop Mode Recovery.

Figure 43. Stop Mode Recovery Register ((0F)0BH: D6–D0=Write Only, D7=Read Only)

66

SMR2(0F)0DH D7 D6 D5 D4 D3 D2 D1 D0 Reserved (Must be 0) Reserved (Must be 0) Stop Mode Recovery Source 2 000 POR Only * 001 NAND P20, P21, P22, P23 010 NAND P20, P21, P22, P23, P24, P25, P26, P27 011 NOR P31, P32, P33 100 NAND P31, P32, P33 101 NOR P31, P32, P33, P00, P07 110 NAND P31, P32, P33, P00, P07 111 NAND P31, P32, P33, P20, P21, P22 Reserved (Must be 0) Recovery Level * * 0 Low 1 High Reserved (Must be 0)

If used in conjunction with SMR, either of the two specified events causes a Stop Mode Recovery.

*Default setting after reset. Not Reset with a Stop Mode Recovery.

* *At the XOR gate input

Figure 44. Stop Mode Recovery Register 2 ((0F)0DH:D2–D4, D6 Write Only)

Crimzon[®] ZLP32300 Product Specification

zilog



AC Characteristics

Figure 57 and Table 20 describe the Alternating Current (AC) characteristics.





INCH

NOM

0.073

0.005

0.068

0.006

0.402

0.209

0.307

0.030

0.0256 TYP



MAX

0.078

0.008

0.070

0.015

0.008

0.407

0.212

0.311

0.037





	7
ų_	J ^L
0-8-	

SYMBOL

А

A1

A2

В

С

D

Е

е

Н

L

MIN

1.73

0.05

1.68

0.25

0.09

10.07

5.20

7.65

0.63

CONTROLLING DIMENSIONS: MM LEADS ARE COPLANAR WITHIN .004 INCHES.

MILLIMETER

NOM

1.86

0.13

1.73

_

10.20

5.30

0.65 TYP

7.80

0.75

MAX

1.99

0.21

1.78

0.38

0.20

10.33

5.38

7.90

0.95

MIN

0.068

0.002

0.066

0.010

0.004

0.397

0.205

0.301

0.025



DETAIL 'A'





SYMBOL	MILLIN	IETER	INCH		
STMDUL	MIN	MAX	MIN	MAX	
A1	0.51	1.02	.020	.040	
A2	3.18	3.94	.125	.155	
В	0.38	0.53	.015	.021	
B1	1.02	1.52	.040	.060	
С	0.23	0.38	.009	.015	
D	52.07	52.58	2.050	2.070	
E	15.24	15.75	.600	.620	
E1	13.59	14.22	.535	.560	
e	2.54	TYP	.100	TYP	
eA	15.49	16.76	.610	.660	
L	3.05	3.81	.120	.150	
Q1	1.40	1.91	.055	.075	
S	1.52	2.29	.060	.090	

CONTROLLING DIMENSIONS : INCH

Figure 64. 40-Pin PDIP Package Diagram



Ordering Information

The Crimzon ZLP32300 is available for the following parts:

Device	Part Number	Description
Crimzon	ZLP32300H4832G	48-pin SSOP 32 K OTP
ZLP32300	ZLP32300P4032G	40-pin PDIP 32 K OTP
	ZLP32300H2832G	28-pin SSOP 32 K OTP
	ZLP32300P2832G	28-pin PDIP 32 K OTP
	ZLP32300S2832G	28-pin SOIC 32 K OTP
	ZLP32300H2032G	20-pin SSOP 32 K OTP
	ZLP32300P2032G	20-pin PDIP 32 K OTP
	ZLP32300S2032G	20-pin SOIC 32 K OTP
	ZLP32300H4816G	48-pin SSOP 16 K OTP
	ZLP32300P4016G	40-pin PDIP 16 K OTP
	ZLP32300H2816G	28-pin SSOP 16 K OTP
	ZLP32300P2816G	28-pin PDIP 16 K OTP
	ZLP32300S2816G	28-pin SOIC 16 K OTP
	ZLP32300H2016G	20-pin SSOP 16 K OTP
	ZLP32300P2016G	20-pin PDIP 16 K OTP
	ZLP32300S2016G	20-pin SOIC 16 K OTP
	ZLP32300H4808G	48-pin SSOP 8 K OTP
	ZLP32300P4008G	40-pin PDIP 8 K OTP
	ZLP32300H2808G	28-pin SSOP 8 K OTP
	ZLP32300P2808G	28-pin PDIP 8 K OTP
	ZLP32300S2808G	28-pin SOIC 8 K OTP
	ZLP32300H2008G	20-pin SSOP 8 K OTP



Index

Numerics

16-bit counter/timer circuits 40 20-pin DIP package diagram 80 20-pin SSOP package diagram 82 28-pin DIP package diagram 84 28-pin SOIC package diagram 83 28-pin SSOP package diagram 85 40-pin DIP package diagram 85 48-pin SSOP package diagram 86 8-bit counter/timer circuits 36

Α

absolute maximum ratings 75 AC characteristics 78 timing diagram 78 address spaces, basic 1 architecture 1 expanded register file 22

В

basic address spaces 1 block diagram, ZLP32300 functional 3

С

capacitance 76 characteristics AC 78 DC 76 clock 46 comparator inputs/outputs 18 configuration port 0 12 port 1 13 port 2 14 port 3 15

port 3 counter/timer 17 counter/timer 16-bit circuits 40 8-bit circuits 36 brown-out voltage/standby 58 clock 46 demodulation mode count capture flowchart 38 demodulation mode flowchart 39 EPROM selectable options 58 glitch filter circuitry 34 halt instruction 47 input circuit 33 interrupt block diagram 44 interrupt types, sources and vectors 45 oscillator configuration 46 output circuit 43 port configuration register 48 resets and WDT 57 SCLK circuit 50 stop instruction 47 stop mode recovery register 49 stop mode recovery register 2 54 stop mode recovery source 52 T16 demodulation mode **41** T16 transmit mode 40 T16 OUT in modulo-N mode 41 T16 OUT in single-pass mode 41 T8 demodulation mode 37 T8 transmit mode 34 T8 OUT in modulo-N mode **37** T8 OUT in single-pass mode 37 transmit mode flowchart 35 voltage detection and flags 59 watch-dog timer mode register 55 watch-dog timer time select 56 CTR(D)01h T8 and T16 Common Functions 29

D

DC characteristics 76 demodulation mode count capture flowchart 38 flowchart 39 T16 41



93

0

oscillator configuration 46 output circuit, counter/timer 43

Ρ

package information 20-pin DIP package diagram 80 20-pin SSOP package diagram 82 28-pin DIP package diagram 84 28-pin SOIC package diagram 83 28-pin SSOP package diagram 85 40-pin DIP package diagram 85 48-pin SSOP package diagram 86 part number format 89 pin configuration 20-pin DIP/SOIC/SSOP 5 28-pin DIP/SOIC/SSOP 6 40- and 48-pin 8 40-pin DIP **7** 48-pin SSOP 8 pin functions port 0 (P07 - P00) 11 port 0 (P17 - P10) 12 port 0 configuration 12 port 1 configuration 13 port 2 (P27 - P20) 13 port 2 (P37 - P30) 14 port 2 configuration 14 port 3 configuration 15 port 3 counter/timer configuration 17 reset) 18 XTAL1 (time-based input 10 XTAL2 (time-based output) 10 port 0 configuration 12 port 0 pin function 11 port 1 configuration 13 port 1 pin function 12 port 2 configuration 14 port 2 pin function 13 port 3 configuration 15 port 3 pin function 14 port 3counter/timer configuration 17 port configuration register 48

power connections 1 power supply 5 program memory 19 map 20

R

ratings, absolute maximum 75 register 54 CTR(D)01h 28 CTR0(D)00h 27 CTR2(D)02h 31 CTR3(D)03h 33 flag 73 HI16(D)09h 26 HI8(D)0Bh 25 interrupt priority 71 interrupt request 72 interruptmask 72 L016(D)08h 26 L08(D)0Ah 26 LVD(D)0Ch 58 pointer 73 port 0 and 1 70 port 2 configuration 69 port 3 mode 69 port configuration 48, 69 SMR2(F)0Dh 33 stack pointer high 74 stack pointer low 74 stop mode recovery 49 stop mode recovery 2 54 stop mode recovery 66 stop mode recovery 2 67 T16 control 62 T8 and T16 common control functions 61 T8/T16 control 63 TC16H(D)07h 26 TC16L(D)06h 26 TC8 control 60 TC8H(D)05h 27 TC8L(D)04h 27 voltage detection 64 watch-dog timer 68



Customer Support

For answers to technical questions about the product, documentation, or any other issues with Zilog's offerings, please visit Zilog's Knowledge Base at http://www.zilog.com/kb.

For any comments, detail technical questions, or reporting problems, please visit Zilog's Technical Support at <u>http://support.zilog.com</u>.