

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|--|
| Product Status | Obsolete |
| Core Processor | Z8 |
| Core Size | 8-Bit |
| Speed | 8MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, HLVD, POR, WDT |
| Number of I/O | 24 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 237 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 3.6V |
| Data Converters | - |
| Oscillator Type | Internal |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 28-SOIC (0.295", 7.50mm Width) |
| Supplier Device Package | 28-SOIC |
| Purchase URL | https://www.e-xfl.com/product-detail/analog-devices/zlp32300s2832c00tr |

Development Features

Table 2 lists the features of Crimzon ZLP32300 family.

Table 2. Crimzon ZLP32300 MCU Features

| Device | OTP(KB) | RAM* (Bytes) | I/O Lines | Voltage Range |
|------------------|-----------|--------------|--------------|---------------|
| Crimzon ZLP32300 | 8, 16, 32 | 237 | 32, 24 or 16 | 2.0–3.6 V |
| *General purpose | | | | |

The additional features include:

- Low power consumption–11 mW (typical)
- Three standby modes:
 - STOP—1.7 μA (typical)
 - HALT—0.6 mA (typical)
 - Low-voltage reset
- Special architecture to automate both generation and reception of complex pulses or signals:
 - One programmable 8-bit counter/timer with two capture registers and two load registers
 - One programmable 16-bit counter/timer with one 16-bit capture register pair and one 16-bit load register pair
 - Programmable input glitch filter for pulse reception
- Six priority interrupts
 - Three external
 - Two assigned to counter/timers
 - One Low-Voltage Detection interrupt
- Low-Voltage Detection and high voltage detection Flags
- Programmable Watchdog Timer/Power-On Reset (WDT/POR) circuits
- Two independent comparators with programmable interrupt polarity
- Programmable EPROM options
 - Port 0: 0–3 pull-up transistors
 - Port 0: 4–7 pull-up transistors
 - Port 1: 0–3 pull-up transistors
 - **-** Port 1: 4–7 pull-up transistors

PS020823-0208 Architectural Overview




Figure 2. Counter/Timers Diagram

PS020823-0208 Architectural Overview

Pin Description

The pin configuration for the 20-pin PDIP/SOIC/SSOP is displayed in Figure 3 and described in Table 3. The pin configuration for the 28-pin PDIP/SOIC/SSOP are depicted in Figure 4 and described in Table 4. The pin configurations for the 40-pin PDIP and 48-pin SSOP versions are displayed in Figure 5, Figure 6, and described in Table 5.




Figure 3. 20-Pin PDIP/SOIC/SSOP Pin Configuration

Table 3. 20-Pin PDIP/SOIC/SSOP Pin Identification

| Pin No | Symbol | Function | Direction |
|--------|-----------------|--|---|
| 1–3 | P25–P27 | Port 2, Bits 5,6,7 | Input/Output |
| 4 | P07 | Port 0, Bit 7 | Input/Output |
| 5 | V _{DD} | Power Supply | |
| 6 | XTAL2 | Crystal Oscillator Clock | Output |
| 7 | XTAL1 | Crystal Oscillator Clock | Input |
| 8–10 | P31–P33 | Port 3, Bits 1,2,3 | Input |
| 11,12 | P34, P36 | Port 3, Bits 4,6 | Output |
| 13 | P00/Pref1/P30 | Port 0, Bit 0/Analog reference input Port 3 Bit 0 | Input/Output for P00 Input for Pref1/P30 |
| 14 | P01 | Port 0, Bit 1 | Input/Output |
| 15 | V _{SS} | Ground | |
| 16–20 | P20-P24 | Port 2, Bits 0,1,2,3,4 | Input/Output |

PS020823-0208 Pin Description




Figure 10. Port 3 Configuration

From Stop Mode Recovery Source of SMR

Two on-board comparators process analog signals on P31 and P32, with reference to the voltage on Pref1 and P33. The Analog function is enabled by programming the Port 3 Mode Register (bit 1). P31 and P32 are programmable as rising, falling, or both edge triggered interrupts (IRQ register bits 6 and 7). Pref1 and P33 are the comparator reference voltage inputs. Access to the Counter Timer edge-detection circuit is through P31 or P20

PS020823-0208 Pin Description



register RP select the working register group. Bits 3–0 of register RP select the expanded register file bank.

Note:

An expanded register bank is also referred to as an expanded register group (see Figure 13).




Figure 13. Expanded Register File Architecture

T8_Capture_LO—L08(D)0Ah

This register holds the captured data from the output of the 8-bit Counter/Timer0. Typically, this register holds the number of counts when the input signal is 0.

| Field | Bit Position | | Description |
|---------------|--------------|-----|-------------------------|
| T8_Capture_L0 | [7:0] | R/W | Captured Data—No Effect |

T16_Capture_HI—HI16(D)09h

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the MS-Byte of the data.

| Field | Bit Position | | Description |
|----------------|--------------|-----|-------------------------|
| T16_Capture_HI | [7:0] | R/W | Captured Data—No Effect |

T16_Capture_LO—L016(D)08h

This register holds the captured data from the output of the 16-bit Counter/Timer16. This register holds the LS-Byte of the data.

| Field | Bit Position | | Description | |
|----------------|--------------|-----|-------------------------|--|
| T16_Capture_LO | [7:0] | R/W | Captured Data—No Effect | |

Counter/Timer2 MS-Byte Hold Register—TC16H(D)07h

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T16_Data_HI | [7:0] | R/W | Data |

Counter/Timer2 LS-Byte Hold Register—TC16L(D)06h

| Field | Bit Position | | Description |
|-------------|--------------|-----|-------------|
| T16_Data_LO | [7:0] | R/W | Data |

counter/timers (see Table 11 on page 45) and one for low-voltage detection. The Interrupt Mask Register (globally or individually) enables or disables the six interrupt requests.

The source for IRQ is determined by bit 1 of the Port 3 mode register (P3M). When in DIGITAL mode, Pin P33 is the source. When in ANALOG mode, the output of the Stop Mode Recovery source logic is used as the source for the interrupt, see Figure 33 on page 52.





Figure 28. Interrupt Block Diagram

Clock

The device's on-chip oscillator has a high-gain, parallel-resonant amplifier, for connection to a crystal, ceramic resonator, or any suitable external clock source (XTAL1 = Input, XTAL2 = Output). The crystal must be AT cut, 1 MHz to 8 MHz maximum, with a series resistance (RS) less than or equal to $100~\Omega$. The on-chip oscillator can be driven with a suitable external clock source.

The crystal must be connected across XTAL1 and XTAL2 using the recommended capacitors from each pin to ground. The typical capacitor value is 10 pF for 8 MHz. Also check with the crystal supplier for the optimum capacitance.



*Note: preliminary value.

Figure 29. Oscillator Configuration

Zilog's IR MCU supports crystal, resonator, and oscillator. Most resonators have a frequency tolerance of less than $\pm 0.5\%$, which is enough for remote control application. Resonator has a very fast startup time, which is around few hundred microseconds. Most crystals have a frequency tolerance of less than 50 ppm ($\pm 0.005\%$). However, crystal needs longer startup time than the resonator. The large loading capacitance slows down the oscillation startup time. Zilog® suggests not to use more than 10 pF loading capacitor for the crystal. If the stray capacitance of the PCB or the crystal is high, the loading capacitance C1 and C2 must be reduced further to ensure stable oscillation before the TPOR (Power-On Reset time is typically 5-6 ms, see Table 20 on page 79).

For Stop Mode Recovery operation, bit 5 of SMR register allows you to select the Stop Mode Recovery delay, which is the T_{POR} . If Stop Mode Recovery delay is not selected, the MCU executes instruction immediately after it wakes up from the STOP mode. If resonator or crystal is used as a clock source then Stop Mode Recovery delay needs to be selected (bit 5 of SMR = 1).

SCLK/TCLK Divide-by-16 Select (D0)

D0 of the SMR controls a divide-by-16 prescaler of SCLK/TCLK (see Figure 32). This control selectively reduces device power consumption during normal processor execution (SCLK control) and/or HALT mode (where TCLK sources interrupt logic). After Stop Mode Recovery, this bit is set to a 0.




Figure 32. SCLK Circuit

Stop Mode Recovery Source (D2, D3, and D4)

These three bits of the SMR specify the wake-up source of the Stop recovery (see Figure 33 and Table 14).

Stop Mode Recovery Register 2—SMR2(F)0Dh

Table 13 lists and briefly describes the fields for this register.

Table 13. SMR2(F)0Dh:Stop Mode Recovery Register 2*

| Field | Bit Position | Value | Description |
|-------------------|--------------|---------------------|----------------------|
| Reserved | 7 | 0 | Reserved (Must be 0) |
| Recovery Level | -6 W | 0 [†] 1 | Low High |
| Reserved | 5 | 0 | Reserved (Must be 0) |

WDT Time Select (D0, D1)

This bit selects the WDT time period. It is configured as indicated in Table 15.

Table 15. Watchdog Timer Time Select

| D1 | D0 | Timeout of Internal RC-Oscillator |
|----|----|-----------------------------------|
| 0 | 0 | 5 ms min |
| 0 | 1 | 10 ms min |
| 1 | 0 | 20 ms min |
| 1 | 1 | 80 ms min |

WDTMR During Halt (D2)

This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT. The default is 1, see Figure 36.

Table 16. EPROM Selectable Options

| Port 00–03 Pull-Ups | ON/OFF |
|----------------------------------|--------|
| Port 04–07 Pull-Ups | ON/OFF |
| Port 10–13 Pull-Ups | ON/OFF |
| Port 14–17 Pull-Ups | ON/OFF |
| Port 20–27 Pull-Ups | ON/OFF |
| EPROM Protection | ON/OFF |
| Watchdog Timer at Power-On Reset | ON/OFF |

Voltage Brownout/Standby

An on-chip Voltage Comparator checks that the V_{DD} is at the required level for correct operation of the device. Reset is globally driven when V_{DD} falls below V_{BO} . A small drop in V_{DD} causes the XTAL1 and XTAL2 circuitry to stop the crystal or resonator clock. If the V_{DD} is allowed to stay above V_{RAM} , the RAM content is preserved. When the power level is returned to above V_{BO} , the device performs a POR and functions normally.

Low-Voltage Detection

Low-Voltage Detection Register—LVD(D)0Ch

Note: *Voltage detection does not work at STOP mode.*

| Field Bit Position Description LVD 76543 Reserved No Effect 2 R 1 HVD Flag set HVD Flag reset 1- R 1 LVD Flag set LVD Flag reset 0 R/W 1 Enable VD Disable VD *Default after POR | | | | | |
|---|----------|--------------|-----|---|-------------|
| No Effect 2 R 1 HVD Flag set 0* HVD Flag reset 1- R 1 LVD Flag set 0* LVD Flag reset 0 R/W 1 Enable VD 0* Disable VD | Field | Bit Position | | | Description |
| 0 R/W 1 Enable VD 0 0* HVD Flag reset 0 R/W 1 Enable VD 0* Disable VD | LVD | 76543 | | | |
| 0 R/W 1 Enable VD 0* Disable VD | | 2 | R | • | • |
| 0* Disable VD | | 1- | R | • | • |
| *Default after POR | | 0 | R/W | • | |
| | *Default | after POR | | | |

Note:

Do not modify register P01M while checking a low-voltage condition. Switching noise of both Ports 0 and 1 together might trigger the LVD Flag.





Figure 49. Interrupt Priority Register (F9H: Write Only)







Figure 52. Flag Register (FCH: Read/Write)

R253 RP(FDH)



Default setting after reset = 0000 0000

Figure 53. Register Pointer (FDH: Read/Write)




Figure 55. Stack Pointer Low (FFH: Read/Write)

Capacitance

Table 18 lists the capacitances.

Table 18. Capacitance

| Parameter | Maximum | | | |
|---|---------|--|--|--|
| Input capacitance | 12 pF | | | |
| Output capacitance | 12 pF | | | |
| I/O capacitance | 12 pF | | | |
| T_{A} = 25 °C, V_{CC} = GND = 0 V, f = 1.0 MHz, unmeasured pins returned to GND | | | | |

DC Characteristics

Table 19 describes the DC characteristics.

Table 19. DC Characteristics

| T _A = 0 °C to +70 °C | | | | | | | | |
|---------------------------------|--|-----------------|----------------------|--------------------|--------------------------|-------|------------------------------------|-------|
| Symbol | Parameter | V _{CC} | Min | Typ ⁽⁷⁾ | Max | Units | Conditions | Notes |
| V _{CC} | Supply Voltage | | 2.0 | | 3.6 | V | See Notes | 5 |
| V _{CH} | Clock Input High Voltage | 2.0-3.6 | 0.8 V _{CC} | | V _{CC} +0.3 | V | Driven by External Clock Generator | |
| V _{CL} | Clock Input Low Voltage | 2.0-3.6 | V _{SS} -0.3 | | 0.4 | V | Driven by External Clock Generator | |
| V _{IH} | Input High Voltage | 2.0-3.6 | 0.7 V _{CC} | | V _{CC} +0.3 | V | | |
| V _{IL} | Input Low Voltage | 2.0-3.6 | V _{SS} -0.3 | | 0.2 V _{CC} | V | | |
| V _{OH1} | Output High Voltage | 2.0-3.6 | V _{CC} -0.4 | | | V | $I_{OH} = -0.5 \text{ mA}$ | |
| V _{OH2} | Output High Voltage (P36, P37, P00, P01) | 2.0-3.6 | V _{CC} -0.8 | | | V | I _{OH} = -7 mA | |
| V _{OL1} | Output Low Voltage | 2.0-3.6 | | | 0.4 | V | I _{OL} = 4.0 mA | |
| V _{OL2} | Output Low Voltage (P00, P01, P36, P37) | 2.0-3.6 | | | 0.8 | V | I _{OL} = 10 mA | |
| V _{OFFSET} | Comparator Input Offset Voltage | 2.0-3.6 | | | 25 | mV | | |
| V _{REF} | Comparator Reference Voltage | 2.0-3.6 | 0 | | V _{CC} -1.75 | V | | |

PS020823-0208 **Electrical Characteristics**

Table 20. AC Characteristics

| | | T _A =0 °C to +70 °C 8.0 MHz | | | | | | Watchdog Timer Mode |
|----|-------------|---|-----------------|-----------|---------|-------|-------|---------------------------|
| No | Symbol | Parameter | V _{CC} | Minimum | Maximum | Units | Notes | Register (D1, D0) |
| 1 | ТрС | Input Clock Period | 2.0-3.6 | 121 | DC | ns | 1 | |
| 2 | TrC,TfC | Clock Input Rise and Fall Times | 2.0–3.6 | | 25 | ns | 1 | |
| 3 | TwC | Input Clock Width | 2.0-3.6 | 37 | | ns | 1 | |
| 4 | TwTinL | Timer Input Low Width | 2.0 3.6 | 100 70 | | ns | 1 | |
| 5 | TwTinH | Timer Input High Width | 2.0-3.6 | 3TpC | | | 1 | |
| 6 | TpTin | Timer Input Period | 2.0-3.6 | 8TpC | | | 1 | |
| 7 | TrTin,TfTin | Timer Input Rise and Fall Timers | 2.0–3.6 | | 100 | ns | 1 | |
| 8 | TwlL | Interrupt Request Low Time | 2.0 3.6 | 100 70 | | ns | 1, 2 | |
| 9 | TwlH | Interrupt Request Input High Time | 2.0-3.6 | 5TpC | | | 1, 2 | |
| 10 | Twsm | Stop Mode Recovery Width Spec | 2.0–3.6 | 12 | | ns | 3 | |
| | | | | 10TpC | | | 4 | |
| 11 | Tost | Oscillator Start-Up Time | 2.0–3.6 | | 5TpC | | 4 | |
| 12 | Twdt | Watchdog Timer | 2.0-3.6 | 5 | | ms | | 0, 0 |
| | | Delay Time | 2.0-3.6 | 10 | | ms | | 0, 1 |
| | | | 2.0-3.6 | 20 | | ms | | 1, 0 |
| | | | 2.0–3.6 | 80 | | ms | | 1, 1 |
| 13 | T_{POR} | Power-on reset | 2.0-3.6 | 2.5 | 10 | ms | | |

Notes

- 1. Timing Reference uses 0.9 V_{CC} for a logic 1 and 0.1 V_{CC} for a logic 0. 2. Interrupt request through Port 3 (P33–P31).
- 3. SMR-D5 = 1.
- 4. SMR-D5 = 0.

PS020823-0208 **Electrical Characteristics**

INCH


.015


.125

MIN MAX

.040

.165





| В | | 0.38 | 0.53 | .015 | .021 | |
|----|----|-------|-------|----------|-------|--|
| B1 | 01 | 1.40 | 1.65 | .055 | .065 | |
| " | 02 | 1.14 | 1.40 | .045 | .055 | |
| С | | 0.23 | 0.38 | .009 | .015 | |
| D | 01 | 36.58 | 37.34 | 1.440 | 1.470 | |
| | 02 | 35.31 | 35.94 | 1.390 | 1.415 | |
| Е | | 15.24 | 15.75 | .600 | .620 | |
| E1 | 01 | 13.59 | 14.10 | .535 | .555 | |
| | 02 | 12.83 | 13.08 | .505 | .515 | |
| 8 | | 2.54 | TYP | .100 BSC | | |
| eA | | 15.49 | 16.76 | .610 | .660 | |
| L | | 3.05 | 3.81 | .120 | .150 | |
| Q1 | 01 | 1.40 | 1.91 | .055 | .075 | |
| | 02 | 1.40 | 1.78 | .055 | .070 | |
| s | 01 | 1.52 | 2.29 | .060 | .090 | |
| | 02 | 1.02 | 1.52 | .040 | .060 | |

MILLIMETER

MIN MAX

1.02

4.19

0.38

3.18

SYMBOL OPT#

A1

A2

CONTROLLING DIMENSIONS: INCH

OPTION TABLE
OPTION # PACKAGE
01 STANDARD
02 IDF

Note: ZiLOG supplies both options for production. Component layout PCB design should cover bigger option 01.

Figure 62. 28-Pin PDIP Package Diagram

PS020823-0208 Packaging

Index port 3 counter/timer 17 counter/timer 16-bit circuits 40 8-bit circuits 36 **Numerics** brown-out voltage/standby 58 clock 46 16-bit counter/timer circuits 40 demodulation mode count capture flowchart 38 20-pin DIP package diagram 80 demodulation mode flowchart 39 20-pin SSOP package diagram 82 EPROM selectable options 58 28-pin DIP package diagram 84 glitch filter circuitry 34 28-pin SOIC package diagram 83 halt instruction 47 28-pin SSOP package diagram 85 input circuit 33 40-pin DIP package diagram 85 interrupt block diagram 44 48-pin SSOP package diagram 86 interrupt types, sources and vectors 45 8-bit counter/timer circuits 36 oscillator configuration 46 output circuit 43 port configuration register 48 Α resets and WDT 57 absolute maximum ratings 75 SCLK circuit 50 ACstop instruction 47 characteristics 78 stop mode recovery register 49 timing diagram 78 stop mode recovery register 2 54 address spaces, basic 1 stop mode recovery source 52 architecture 1 T16 demodulation mode 41 expanded register file 22 T16 transmit mode 40 T16 OUT in modulo-N mode 41 T16 OUT in single-pass mode 41 В T8 demodulation mode 37 basic address spaces 1 T8 transmit mode 34 block diagram, ZLP32300 functional 3 T8 OUT in modulo-N mode 37 T8 OUT in single-pass mode 37 transmit mode flowchart 35 C voltage detection and flags 59 capacitance 76 watch-dog timer mode register 55 characteristics watch-dog timer time select 56 AC 78 CTR(D)01h T8 and T16 Common Functions 29 DC 76 clock 46 comparator inputs/outputs 18 D configuration

PS020823-0208 Index

port 0 12

port 1 13

port 2 14

port 3 15

DC characteristics 76

count capture flowchart 38

demodulation mode

flowchart 39

T16 41

| register description Counter/Timer2 LS-Byte Hold 26 Counter/Timer2 MS-Byte Hold 26 Counter/Timer8 Control 27 Counter/Timer8 High Hold 27 Counter/Timer8 Low Hold 27 CTR2 Counter/Timer 16 Control 31 CTR3 T8/T16 Control 33 Stop Mode Recovery2 33 T16_Capture_LO 26 T8 and T16 Common functions 28 | timing diagram, AC 78 transmit mode flowchart 35 V VCC 5 voltage brown-out/standby 58 detection and flags 59 voltage detection register 64 |
|---|--|
| T8_Capture_HI 25 T8_Capture_LO 26 register file 24 expanded 20 register pointer 23 detail 25 reset pin function 18 resets and WDT 57 | watchdog timer mode register watchdog timer mode register 55 time select 56 |
| SCLK circuit 50 single-pass mode T16_OUT 41 T8_OUT 37 stack 25 standard test conditions 75 standby modes 2 stop instruction, counter/timer 47 stop mode recovery 2 register 54 source 52 stop mode recovery 2 54 stop mode recovery register 49 | XTAL1 5 XTAL1 pin function 10 XTAL2 5 XTAL2 pin function 10 Z ZLP32300 family members 2 |
| T T16 transmit mode 40 T16_Capture_HI 26 T8 transmit mode 34 T8 Capture HI 25 | |

PS020823-0208 Index

test conditions, standard 75

test load diagram 75