E·XFL



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	S12Z
Core Size	16-Bit
Speed	32MHz
Connectivity	LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	24
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	4K x 8
Voltage - Supply (Vcc/Vdd)	3.5V ~ 40V
Data Converters	A/D 9x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/s912zvmba6f0mlh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

2.5.3	Over-Current Protection on PP0 (EVDD)	113
2.5.4	Over-Current Protection on PT2	113
2.5.5	Open Input Detection on PL[2:0] (HVI)	113

Chapter 3 Memory Mapping Control (S12ZMMCV1)

3.1	Introduc	ction	117
	3.1.1	Glossary	118
	3.1.2	Overview	118
	3.1.3	Features	118
	3.1.4	Modes of Operation	118
	3.1.5	Block Diagram	
3.2	Externa	l Signal Description	119
3.3	Memory	y Map and Register Definition	119
	3.3.1	Memory Map	119
	3.3.2	Register Descriptions	120
3.4	Function	nal Description	125
	3.4.1	Global Memory Map	125
	3.4.2	Illegal Accesses	127
	3.4.3	Uncorrectable ECC Faults	

Chapter 4 Interrupt (S12ZINTV0)

4.1	Introduc	ction	
	4.1.1	Glossary	130
	4.1.2	Features	130
	4.1.3	Modes of Operation	131
	4.1.4	Block Diagram	131
4.2	Externa	l Signal Description	132
4.3	Memory	y Map and Register Definition	132
	4.3.1	Module Memory Map	132
	4.3.2	Register Descriptions	133
4.4	Function	nal Description	137
	4.4.1	S12Z Exception Requests	138
	4.4.2	Interrupt Prioritization	138
	4.4.3	Priority Decoder	139
	4.4.4	Reset Exception Requests	139
	4.4.5	Exception Priority	139
	4.4.6	Interrupt Vector Table Layout	140
4.5	Initializ	ation/Application Information	140
	4.5.1	Initialization	140
	4.5.2	Interrupt Nesting	140
	4.5.3	Wake Up from Stop or Wait Mode	141

1.7.2.14 Timer IOC1_[3:0] signals

The signals IOC1_[3:0] are associated with the input capture or output compare functionality of the timer (TIM1) module.

1.7.2.15 PWM[5:4] signals

The signals PWM[5:4] are associated with the PMF module digital channel outputs.

1.7.2.16 PTU signals

1.7.2.16.1 PTUT0 signal

This is the PTU trigger output signal, routed to a pin for debugging purposes.

1.7.2.16.2 PTURE signal

This signal is the PTU reload enable output signal. This signal is routed to a pin for debugging purposes.

1.7.2.17 Interrupt signals — IRQ and XIRQ

 $\overline{\text{IRQ}}$ is a maskable level or falling edge sensitive input. $\overline{\text{XIRQ}}$ is a non-maskable level-sensitive interrupt.

1.7.2.18 Oscillator and clock signals

1.7.2.18.1 Oscillator pins — EXTAL and XTAL

EXTAL and XTAL are the crystal driver and external clock pins. On reset all the device clocks are derived from the internal PLLCLK, independent of EXTAL and XTAL. XTAL is the oscillator output.

1.7.2.18.2 ECLK

This signal is associated with the output of the bus clock (ECLK).

NOTE

This feature is only intended for debug purposes at room temperature. It must not be used for clocking external devices in an application.

1.7.2.19 BDC and debug signals

1.7.2.19.1 BKGD — Background debug signal

The BKGD signal is used as a pseudo-open-drain signal for the background debug communication. The BKGD signal has an internal pull-up device.

Chapter 2 Port Integration Module (S12ZVMBPIMV3)

2.3.4.11 Port L Polarity Select Register (PPSL)



1. Read: Anytime Write: Anytime

Table 2-37. PPSL Register Field Descriptions

Field	Description
2-0 PPSL2-0	Polarity Select — This bit selects the polarity of the active interrupt edge on the associated HVI pin. 1 Rising edge selected 0 Falling edge selected

2.3.4.12 Port L ADC Bypass Register (PTABYPL)



1. Read: Anytime Write: Anytime

Table 2-38. PTABYPL Register Field Descriptions

Field	Description	
2-0	Port L ADC Connection Bypass —	
PTABYPL	This bit bypasses and powers down the impedance converter stage in the signal path from the analog input pin to	
2-0	the ADC channel input. This bit takes effect only if using direct input connection to the ADC channel (PTADIRL=1).	
	1 Impedance converter bypassed	
	0 Impedance converter used	

Module Interrupt Sources	Local Enable
XIRQ	None
IRQ	IRQCR[IRQEN]
Port AD pin interrupt	PIEADH[PIEADH] PIEADL[PIEADL]
Port P pin interrupt	PIEP[PIEP]
Port L pin interrupt	PIEL[PIEL]
Port T over-current interrupt	OCIET[OCIET]
Port P over-current interrupt	OCIEP[OCIEP]

Table 2-46. PIM Interrupt Sources

2.4.5.1 XIRQ, IRQ Interrupts

The $\overline{\text{XIRQ}}$ pin allows requesting non-maskable interrupts after reset initialization. During reset, the X bit in the condition code register is set and any interrupts are masked until software enables them.

The \overline{IRQ} pin allows requesting asynchronous interrupts. The interrupt input is disabled out of reset. To enable the interrupt the IRQCR[IRQEN] bit must be set and the I bit cleared in the condition code register. The interrupt can be configured for level-sensitive or falling-edge-sensitive triggering. If IRQCR[IRQEN] is cleared while an interrupt is pending, the request will deassert.

Both interrupts are able to wake-up the device from stop mode. Means for glitch filtering are not provided on these pins.

2.4.5.2 Pin Interrupts and Key-Wakeup (KWU)

Ports AD, P and L offer pin interrupt and key-wakeup capability. The related interrupt enable (PIE) as well as the sensitivity to rising or falling edges (PPS) can be individually configured on per-pin basis. All bits/pins in a port share the same interrupt vector. Interrupts can be used with the pins configured as inputs or outputs.

An interrupt is generated when a bit in the port interrupt flag (PIF) and its corresponding port interrupt enable (PIE) are both set. The pin interrupt feature is also capable to wake up the CPU when it is in stop or wait mode (key-wakeup).

A digital filter on each pin prevents short pulses from generating an interrupt. A valid edge on an input is detected if 4 consecutive samples of a passive level are followed by 4 consecutive samples of an active level. Else the sampling logic is restarted.

In run and wait mode the filters are continuously clocked by the bus clock. Pulses with a duration of $t_{PULSE} < n_{P_MASK}/f_{bus}$ are assuredly filtered out while pulses with a duration of $t_{PULSE} > n_{P_PASS}/f_{bus}$ guarantee a pin interrupt.

In stop mode the filter clock is generated by an RC-oscillator. The minimum pulse length varies over process conditions, temperature and voltage (Figure 2-41). Pulses with a duration of $t_{PULSE} < t_{P_MASK}$ are assuredly filtered out while pulses with a duration of $t_{PULSE} > t_{P_PASS}$ guarantee a wakeup event.

Please refer to the appendix table "Pin Timing Characteristics" for pulse length limits.

- Normal modes, secure device BDC disabled. No BDC access possible.
- Special single chip mode, unsecure BDM active out of reset. All BDC commands are available.
- Special single chip mode, secure BDM active out of reset. Restricted command set available.

When operating in secure mode, BDC operation is restricted to allow checking and clearing security by mass erasing the on-chip flash memory. Secure operation prevents BDC access to on-chip memory other than mass erase. The BDC command set is restricted to those commands classified as Always-available.

5.1.3.3 Low-Power Modes

5.1.3.3.1 Stop Mode

The execution of the CPU STOP instruction leads to stop mode only when all bus masters (CPU, or others, depending on the device) have finished processing. The operation during stop mode depends on the ENBDC and BDCCIS bit settings as summarized in Table 5-3

ENBDC	BDCCIS	Description Of Operation
0	0	BDC has no effect on STOP mode.
0	1	BDC has no effect on STOP mode.
1	0	Only BDCCLK clock continues
1	1	All clocks continue

T.I.I. C (D
Table 5-3	3. BDC STOP	Operation	Dependencies

A disabled BDC has no influence on stop mode operation. In this case the BDCSI clock is disabled in stop mode thus it is not possible to enable the BDC from within stop mode.

STOP Mode With BDC Enabled And BDCCIS Clear

If the BDC is enabled and BDCCIS is clear, then the BDC prevents the BDCCLK clock (Figure 5-5) from being disabled in stop mode. This allows BDC communication to continue throughout stop mode in order to access the BDCCSR register. All other device level clock signals are disabled on entering stop mode.

NOTE

This is intended for application debugging, not for fast flash programming. Thus the CLKSW bit must be clear to map the BDCSI to BDCCLK.

With the BDC enabled, an internal acknowledge delays stop mode entry and exit by 2 BDCSI clock + 2 bus clock cycles. If no other module delays stop mode entry and exit, then these additional clock cycles represent a difference between the debug and not debug cases. Furthermore if a BDC internal access is being executed when the device is entering stop mode, then the stop mode entry is delayed until the internal access is complete (typically for 1 bus clock cycle).

6.3.2.14 Debug Comparator D Control Register (DBGDCTL)

Address: 0x0140



Read: Anytime.

Write: If DBG not armed.

Field ⁽¹⁾	Description
5 INST	 Instruction Select — This bit configures the comparator to compare PC or data access addresses. 0 Comparator compares addresses of data accesses 1 Comparator compares PC address
3 RW	 Read/Write Comparator Value Bit — The RW bit controls whether read or write is used in compare for the associated comparator. The RW bit is ignored if RWE is clear or INST is set. 0 Write cycle is matched 1 Read cycle is matched
2 RWE	 Read/Write Enable Bit — The RWE bit controls whether read or write comparison is enabled for the associated comparator. This bit is ignored if INST is set. 0 Read/Write is not used in comparison 1 Read/Write is used in comparison
0 COMPE	 Enable Bit — Determines if comparator is enabled 0 The comparator is not enabled 1 The comparator is enabled

Table 6-24. DBGDCTL Field Descriptions

1. If the CDCM field selects range mode comparisons, then DBGCCTL bits configure the comparison, DBGDCTL is ignored.

Table 6-25 shows the effect for RWE and RW on the comparison conditions. These bits are ignored if INST is set, because matches based on opcodes reaching the execution stage are data independent.

RWE Bit	RW Bit	RW Signal	Comment
0	х	0	RW not used in comparison
0	х	1	RW not used in comparison
1	0	0	Write match
1	0	1	No match
1	1	0	No match
1	1	1	Read match

 Table 6-25. Read or Write Comparison Logic Table

9.5.2.22 ADC Result Base Pointer Register (ADCRBP)



Read: Anytime

Write: Bits RES_PTR[19:2] writeable if bit ADC_EN clear or bit SMOD_ACC set

Table 9-30. ADCRBP Field Descriptions

Field	Description
19-2 RES_PTR[19:2]	ADC Result Base Pointer Address — These bits define the base address of the list areas inside the system RAM of the memory map to which conversion results will be stored to at the end of a conversion. These bits can only be written if bit ADC_EN is clear. See also Section 9.6.3.2.3, "Introduction of the two Result Value Lists (RVLs).

10.3.2.2 BATS Module Status Register (BATSR)



1. Read: Anytime Write: Never

Field	Description
1 BVHC	BATS Voltage Sense High Condition Bit — This status bit indicates that a high voltage at VSUP, depending on selection, is present.
	$ \begin{array}{l} 0 \ V_{measured} < V_{HBI_A} \ (rising \ edge) \ or \ V_{measured} < V_{HBI_D} \ (falling \ edge) \\ 1 \ V_{measured} \geq V_{HBI_A} \ (rising \ edge) \ or \ V_{measured} \geq V_{HBI_D} \ (falling \ edge) \end{array} $
0 BVLC	BATS Voltage Sense Low Condition Bit — This status bit indicates that a low voltage at VSUP, depending on selection, is present.
	$ \begin{array}{ c c c } 0 \ V_{measured} \geq V_{LBI_A} \ (falling \ edge) \ or \ V_{measured} \geq V_{LBI_D} \ (rising \ edge) \\ 1 \ V_{measured} < V_{LBI_A} \ (falling \ edge) \ or \ V_{measured} < V_{LBI_D} \ (rising \ edge) \\ \end{array} $

Table 10-3. BATSR - Register Field Descriptions

Figure 10-5. BATS Voltage Sensing





Figure 11-22. Detailed Timer Block Diagram

11.4.1 Prescaler

The prescaler divides the Bus clock by 1, 2, 4, 8, 16, 32, 64 or 128. The prescaler select bits, PR[2:0], select the prescaler divisor. PR[2:0] are in timer system control register 2 (TSCR2).

The prescaler divides the Bus clock by a prescalar value. Prescaler select bits PR[2:0] of in timer system control register 2 (TSCR2) are set to define a prescalar value that generates a divide by 1, 2, 4, 8, 16, 32, 64 and 128 when the PRNT bit in TSCR1 is disabled.

Chapter 12 Pulse Width Modulator with Fault Protection (PMF15B6CV4)

buffered mode. In addition, if restart is enabled (RSTRTx=1), the commutation event generates both "PWM reload event" and "PWM reload-is-asynchronous event" simultaneously.

12.2.6 Commutation Event Edge Select Signal — async_event_edge_sel[1:0]

These device-internal PMF input signals select the active edge for the async_event input. Refer to the device overview section to determine if the selection is user configurable or tied constant at integration level.

async_event_edge-sel[1:0]	async_event active edge
00	direct input
01	rising edge
10	falling edge
11	both edges

Table 12-5. Commutation Event Edge Selection

12.2.7 PWM Reload Event Signals — pmf_reloada,b,c

These device-internal PMF output signals assert once per control cycle and can serve as triggers for other implemented IP modules. Signal pmf_reloadb and pmf_reloadc are related to time base B and C, respectively, while signal pmf_reloada is off out of reset and can be programmed for time base A, B, or C. Refer to the device overview section to determine the signal connections.

12.2.8 PWM Reload-Is-Asynchronous Signal — pmf_reload_is_async

This device-internal PMF output signal serves as a qualifier to the PMF reload event signal pmf_reloada. Whenever the async_event signal causes pmf_reloada output to assert also the pmf_reload_is_async output asserts for the same duration, except if asynchronous event and generated PWM reload event occur in the same cycle.

Chapter 12 Pulse Width Modulator with Fault Protection (PMF15B6CV4)



During deadtime, load inductance distorts output voltage by keeping current flowing through the diodes. This deadtime current flow creates a load voltage that varies with current direction. With a positive current flow, the load voltage during deadtime is equal to the bottom supply, putting the top transistor in control. With a negative current flow, the load voltage during deadtime is equal to the top supply putting the bottom transistor in control.

Remembering that the original PWM pulse widths were shortened by deadtime insertion, the averaged sinusoidal output will be less than the desired value. However, when deadtime is inserted, it creates a distortion in motor current waveform. This distortion is aggravated by dissimilar turn-on and turn-off delays of each of the transistors. By giving the PWM module information on which transistor is controlling at a given time, this distortion can be corrected.

For a typical circuit in complementary channel operation, only one of the transistors will be effective in controlling the output voltage at any given time. This depends on the direction of the motor current for that pair. See Figure 12-54. To correct distortion one of two different factors must be added to the desired PWM value, depending on whether the top or bottom transistor is controlling the output voltage. Therefore, the software is responsible for calculating both compensated PWM values prior to placing them in an odd-numbered/even numbered PWM register pair. Either the odd or the even PMFVAL register controls the pulse width at any given time. For a given PWM pair, whether the odd or even PMFVAL register is active depends on either:

- The state of the current status input, \overline{IS} , for that driver
- The state of the odd/even correction bit, IPOLx, for that driver if ICC bits in the PMFICCTL register are set to zeros
- The direction of PWM counter if ICC bits in the PMFICCTL register are set to ones

To correct deadtime distortion, software can decrease or increase the value in the appropriate PMFVAL register.

Chapter 12 Pulse Width Modulator with Fault Protection (PMF15B6CV4)









LSB: Least Significant Bit MSB: Most Significant Bit NRZ: Non-Return-to-Zero RZI: Return-to-Zero-Inverted RXD: Receive Pin SCI : Serial Communication Interface TXD: Transmit Pin

14.1.2 Features

The SCI includes these distinctive features:

- Full-duplex or single-wire operation
- Standard mark/space non-return-to-zero (NRZ) format
- Selectable IrDA 1.4 return-to-zero-inverted (RZI) format with programmable pulse widths
- 16-bit baud rate selection
- Programmable 8-bit or 9-bit data format
- Separately enabled transmitter and receiver
- Programmable polarity for transmitter and receiver
- Programmable transmitter output parity
- Two receiver wakeup methods:
 - Idle line wakeup
 - Address mark wakeup
- Interrupt-driven operation with eight flags:
 - Transmitter empty
 - Transmission complete
 - Receiver full
 - Idle receiver input
 - Receiver overrun
 - Noise error
 - Framing error
 - Parity error
 - Receive wakeup on active edge
 - Transmit collision detect supporting LIN
 - Break Detect supporting LIN
- Receiver framing error detection
- Hardware parity checking

Chapter 14 Serial Communication Interface (S12SCIV6)

14.2.1 TXD — Transmit Pin

The TXD pin transmits SCI (standard or infrared) data. It will idle high in either mode and is high impedance anytime the transmitter is disabled.

14.2.2 RXD — Receive Pin

The RXD pin receives SCI (standard or infrared) data. An idle line is detected as a line high. This input is ignored when the receiver is disabled and should be terminated to a known voltage.

14.3 Memory Map and Register Definition

This section provides a detailed description of all the SCI registers.

14.3.1 Module Memory Map and Register Definition

The memory map for the SCI module is given below in Figure 14-2. The address listed for each register is the address offset. The total address for each register is the sum of the base address for the SCI module and the address offset for each register.

14.3.2 Register Descriptions

This section consists of register descriptions in address order. Each description includes a standard register diagram with an associated figure number. Writes to a reserved register locations do not have any effect and reads of these locations return a zero. Details of register bit and field function follow the register diagrams, in bit order.

Register Name		Bit 7	6	5	4	3	2	1	Bit 0			
0x0000 SCIBDH ¹	R W	SBR15	SBR14	SBR13	SBR12	SBR11	SBR10	SBR9	SBR8			
0x0001 SCIBDL ¹	R W	SBR7	SBR6	SBR5	SBR4	SBR3	SBR2	SBR1	SBR0			
0x0002 SCICR1 ¹	R W	LOOPS	SCISWAI	RSRC	Μ	WAKE	ILT	PE	PT			
0x0000 SCIASR1 ²	R W	RXEDGIF	0	0	0	0	BERRV	BERRIF	BKDIF			
	[= Unimplemented or Reserved									



1. Read: Anytime

Write: Anytime, except HSOCME (see description)

Table 16-5. HSDRV Configuration Register (HSCR) Field Descriptions

Field	Description
5-4 HSOCMEx	HSDRV2C Over-Current Mask Enable These bits enable the masking of the over-current shutdown for t _{HSOCM} for the related high-side driver, after switching on the driver. This bit is only writable if the associated high-side driver is disabled (HSCR[HSEx]=0)
	1 over-current masking window is enabled
3-2 HSOLEx	HSDRV2C High-Load Resistance Open-Load Detection Enable These bits enable the measurement function to detect an open-load condition on the related high-side driver operating on high-load resistance loads. If the high-side driver is enabled and is not being driven by the selected source, then the high-load resistance detection circuit is activated when this bit is set to '1'.
	0 high-load resistance open-load detection is disabled1 high-load resistance open-load detection is enabled
1-0 HSEx	HSDRV2C Enable These bits control the bias for the associated high-side driver circuit.
	0 High-side driver is disabled 1 High-side driver is enabled
	Note: After enabling the high-side driver (HSCR[HSEx]=1), a settling time t _{HS_settling} is required before the high-side driver is allowed to be turned on (e.g. by writing to the HSDR).

16.3.7 HSDRV2C Status Register (HSSR)



Table 16-8. HSDRV Status Register (HSSR) Field Descriptions

Field	Description
1-0 HSOLx	HSDRV2C Open-Load Status BitsThese bits reflect the open-load condition of the associated the driver pin. A delay of $t_{HLROLDT}$ must be granted after enabling the high-load resistance open-load detection function in order to read valid data.0 No open-load condition, $ I_{HS} \ge I_{HLROLDC} $ 1 Open-load condition, $ I_{HS} < I_{HLROLDC} $

16.3.8 HSDRV2C Interrupt Enable Register (HSIE)



Figure 16-7. HSDRV2C Interrupt Enable Register (HSIE)

1. Read: Anytime Write: Anytime

Table 16-9. HSDRV Interrupt Enable Register (HSIE) Field Descriptions

Field	Description
7 HSOCIE	HSDRV2C Over-Current Interrupt Enable
	0 Interrupt request is disabled 1Interrupt is requested whenever a HSIF[HSOCIFx] flag is set

NOTE

FET pre-driver concept shown in Figure 18-24 for the high-side driver applies also to low-side driver. The reference current for the low-side driver is controlled by GSRCLS[2:0].

18.5.2 GDU Intrinsic Dead Time

The basic point of dead time is to prevent cross conduction of the high-side and low-side power MOSFETs.

The GDU adds an amount of dead time to the PWM signals driving the high-side and low-side power MOSFETs. A PWM signal applied to the input of the GDU does not appear instantly on the output. There is propagation delay (t_{delon} , t_{deloff}) through the FET pre-drivers and it takes time to turn on and off the gates of the power MOSFETs (t_{HGON} , t_{HGOFF}) (see Figure 18-25). The propagation delay and the turn on and off time change over temperature. There are differences between propagation delay paths to the high-side MOSFETs and low-side MOSFETs. Worst case must be considered. The turn on time t_{HGON} depends also on the setting of the slew rate control bits GSRCLS[2:0] and GSRCHS[2:0].



Figure 18-25. Driver on/off Delay and on/off Time¹

Figure 18-26 shows examples of intrinsic dead times. For example assuming minimum values for t_{HGON} and t_{delon} for the high side gate HG0 and minimum values for t_{HGOFF} and t_{deloff} for low-side gate LG0 no additional dead time setting in the PMF module is required and the PWM channels can change at the same time without cross conduction of the power MOSFETs.

1. Note that t_{HGON} and t_{HGOFF} is the turn on and turn off time for high-side and low-side gate

Address & Name		7	6	5	4	3	2	1	0
0x0003	R	FPOVRD	0	0	0	0	0	0	WSTATACK
FPSTAT	w								
0x0004 FCNFG	R W	CCIE	0	ERSAREQ	IGNSF	WSTA	T[1:0]	FDFD	FSFD
0x0005 FERCNFG	R W	0	0	0	0	0	0	0	SFDIE
0x0006 FSTAT	R W	CCIF	0	ACCERR	FPVIOL	MGBUSY	RSVD	MGSTAT1	MGSTAT0
0x0007 FERSTAT	R W	0	0	0	0	0	0	DFDF	SFDIF
0x0008 FPROT	R W	FPOPEN	RNV6	FPHDIS	FPHS1	FPHS0	FPLDIS	FPLS1	FPLS0
0x0009 DFPROT ⁽¹⁾	R W	DPOPEN	DPS6	DPS5	DPS4	DPS3	DPS2	DPS1	DPS0
0x000A	R	NV7	NV6	NV5	NV4	NV3	NV2	NV1	NV0
FOPT	W								
0x000B	R	0	0	0	0	0	0	0	0
FRSV1	W								
0x000C FCCOB0HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x000D FCCOB0LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x000E FCCOB1HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8
0x000F FCCOB1LO	R W	CCOB7	CCOB6	CCOB5	CCOB4	CCOB3	CCOB2	CCOB1	CCOB0
0x0010 FCCOB2HI	R W	CCOB15	CCOB14	CCOB13	CCOB12	CCOB11	CCOB10	CCOB9	CCOB8

Figure 19-4. FTMRZ128K512 Register Summary (continued)

L.9 0x0500-x053F PMF15B6C

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0		
0x0532	PMFCNTC	R W	0	0 PMFCNTC								
0x0533	PMFCNTC	R		PMFCNTC								
		W										
0x0534	PMFMODC	R W	0	0 PMFMODC								
0x0535	PMFMODC	R W				PMFN	10DC					
0x0536	PMFDTMC	R	0	0	0	0		PMFD	отмс			
		W										
0x0537	PMFDTMC	R W		PMFDTMC								
0x0538	PMFDMP0	R W	DM	DMP05 DMP04				DMP02	DMP01	DMP00		
0x0539	PMFDMP1	R W	DM	DMP15 DMP14				DMP12	DMP11	DMP10		
0x053A	PMFDMP2	R W	DM	DMP25 DMP24			DMP23	DMP22	DMP21	DMP20		
0x053B	PMFDMP3	R W	DM	P35	DM	P34	DMP33	DMP32	DMP31	DMP30		
0x053C	PMFDMP4	R W	DM	DMP45 DMP44 DMP43 DMP42 DMP41						DMP40		
0x053D	PMFDMP5	R W	DM	P55	DM	P54	DMP53	DMP52	DMP51	DMP50		
0x053E	PMFOUTF	R W	0	0	OUTF5	OUTF4	OUTF3	OUTF2	OUTF1	OUTF0		
0x053E	Reserved	R	0	0	0	0	0	0	0	0		
UXU53F	Reserved	W										

L.10 0x0580-0x059F PTU

Address	Name		Bit 7	6	5	4	3	2	1	Bit 0
0x0580	PTUE	R	0	PTI IER7	0	0	0	0	0	
		ν		TTOTIC						IGULIN

Appendix L Detailed Register Address Map