





Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	e200z0h
Core Size	32-Bit Single-Core
Speed	64MHz
Connectivity	CANbus, LINbus, SCI, SPI
Peripherals	DMA, POR, PWM, WDT
Number of I/O	79
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 16
RAM Size	20K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5602pef0vll6r



# **Table of Contents**

1	Intro	duction		3		3.
	1.1		nt overview			3.
	1.2	Descripti	on	3		3.
	1.3	Device c	omparison	3		3.
	1.4	Block dia	ngram	4		
	1.5	Feature of	details	7		
		1.5.1 H	igh performance e200z0 core processor.	7		
			rossbar switch (XBAR)			3.
		1.5.3 E	nhanced direct memory access (eDMA).	8		3.
			lash memory			3.
		1.5.5 St	tatic random access memory (SRAM)	9		
		1.5.6 In	terrupt controller (INTC)	9		
		1.5.7 S	ystem status and configuration module			3.
		(SSCM)	·	10		3.
		1.5.8 S	ystem clocks and clock generation	10		
		1.5.9 Fi	requency-modulated phase-locked loop			
		(FMPLL)		10		
		1.5.10 M	lain oscillator	11		
		1.5.11 In	ternal RC oscillator	11		
		1.5.12 P	eriodic interrupt timer (PIT)	11		3.
		1.5.13 S	ystem timer module (STM)	11		3.
			oftware watchdog timer (SWT)			3.
		1.5.15 Fa	ault collection unit (FCU)	12		3.
		1.5.16 S	ystem integration unit – Lite (SIUL)	12		ch
			oot and censorship			
		1.5.18 E	rror correction status module (ECSM)	13		
		1.5.19 P	eripheral bridge (PBRIDGE)	13		3.
			ontroller area network (FlexCAN)			
			afety port (FlexCAN)			
		1.5.22 S	erial communication interface module			
		(LINFlex	)	14		
			eserial serial peripheral interface (DSPI)			3.
		1.5.24 P	ulse width modulator (FlexPWM)	15		
			Timer			3.
			nalog-to-digital converter (ADC) module.			
			ross triggering unit (CTU)			
			exus Development Interface (NDI)			
			yclic redundancy check (CRC)			
			EEE 1149.1 JTAG controller			
			n-chip voltage regulator (VREG)		4	Pa
2	Pack		ts and signal descriptions			4.
	2.1		pinouts			
	2.2		ription			
			ower supply and reference voltage pins .		5	0
			ystem pins		6	D
			in multiplexing		An	per
3	Elec		acteristics			
		Introduct				

	3.2	Parameter classification	. 33
	3.3	Absolute maximum ratings	. 33
	3.4	Recommended operating conditions	36
	3.5	Thermal characteristics	
		3.5.1 Package thermal characteristics	
		3.5.2 General notes for specifications at maximum	
		junction temperature	40
	3.6	Electromagnetic interference (EMI) characteristics	
	3.7	Electrostatic discharge (ESD) characteristics	
	3.8	Power management electrical characteristics	
	0.0	3.8.1 Voltage regulator electrical characteristics	
		3.8.2 Voltage monitor electrical characteristics	
	3.9	Power up/down sequencing	
	3.10	DC electrical characteristics	
	3.10	3.10.1 NVUSRO register	
		3.10.2 DC electrical characteristics (5 V)	
		3.10.3 DC electrical characteristics (3.3 V)	
		3.10.4 Input DC electrical characteristics (5.3 V)	
		3.10.5 I/O pad current specification	. 52
	2 44	Main application of atting a paragraphic state of the sta	. 52
	3.11	Main oscillator electrical characteristics	
	3.12	FMPLL electrical characteristics	
	3.13	16 MHz RC oscillator electrical characteristics	. 56
	3.14	Analog-to-digital converter (ADC) electrical	
	chara	cteristics	. 56
		3.14.1 Input impedance and ADC accuracy	
		3.14.2 ADC conversion characteristics	
	3.15	Flash memory electrical characteristics	
		3.15.1 Program/Erase characteristics	63
		3.15.2 Flash memory power supply DC	
		characteristics	
		3.15.3 Start-up/Switch-off timings	
	3.16	AC specifications	
		3.16.1 Pad AC specifications	
	3.17	AC timing characteristics	66
		3.17.1 RESET pin characteristics	
		3.17.2 IEEE 1149.1 interface timing	69
		3.17.3 Nexus timing	. 71
		3.17.4 External interrupt timing (IRQ pin)	. 73
		3.17.5 DSPI timing	. 74
	Pack	age characteristics	
	4.1	Package mechanical data	
		4.1.1 100 LQFP mechanical outline drawing	
		4.1.2 64 LQFP mechanical outline drawing	
	Orde	ring information	
		ment revision history	
oı		AAbbreviations	



#### 1.5.2 Crossbar switch (XBAR)

The XBAR multi-port crossbar switch supports simultaneous connections between three master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 32-bit data bus width.

The crossbar allows for two concurrent transactions to occur from any master port to any slave port; but one of those transfers must be an instruction fetch from internal flash memory. If a slave port is simultaneously requested by more than one master port, arbitration logic will select the higher priority master and grant it ownership of the slave port. All other masters requesting that slave port will be stalled until the higher priority master completes its transactions. Requesting masters will be treated with equal priority and will be granted access a slave port in round-robin fashion, based upon the ID of the last master to be granted access.

The crossbar provides the following features:

- 3 master ports:
  - e200z0 core complex instruction port
  - e200z0 core complex Load/Store Data port
  - eDMA
- 3 slave ports:
  - Flash memory (Code and Data)
  - SRAM
  - Peripheral bridge
- 32-bit internal address, 32-bit internal data paths
- Fixed Priority Arbitration based on Port Master
- Temporary dynamic priority elevation of masters

#### 1.5.3 Enhanced direct memory access (eDMA)

The enhanced direct memory access (eDMA) controller is a second-generation module capable of performing complex data movements via 16 programmable channels, with minimal intervention from the host processor. The hardware micro architecture includes a DMA engine which performs source and destination address calculations, and the actual data movement operations, along with an SRAM-based memory containing the transfer control descriptors (TCD) for the channels.

The eDMA module provides the following features:

- 16 channels support independent 8-, 16- or 32-bit single value or block transfers
- Supports variable-sized queues and circular queues
- Source and destination address registers are independently configured to either post-increment or to remain constant
- Each transfer is initiated by a peripheral, CPU, or eDMA channel request
- Each eDMA channel can optionally send an interrupt request to the CPU on completion of a single value or block transfer
- DMA transfers possible between system memories, DSPIs, ADC, FlexPWM, eTimer and CTU
- Programmable DMA channel multiplexer allows assignment of any DMA source to any available DMA channel with as many as 30 request sources
- eDMA abort operation through software

## 1.5.4 Flash memory

The MPC5602P provides 320 KB of programmable, non-volatile, flash memory. The non-volatile memory (NVM) can be used for instruction and/or data storage. The flash memory module is interfaced to the system bus by a dedicated flash memory controller. It supports a 32-bit data bus width at the system bus port, and a 128-bit read data interface to flash memory. The module contains four 128-bit wide prefetch buffers. Prefetch buffer hits allow no-wait responses. Normal flash memory array accesses are registered and are forwarded to the system bus on the following cycle, incurring two wait-states.



lower priority ISRs do not delay the execution of higher priority ISRs. To allow the appropriate priorities for each source of interrupt request, the priority of each interrupt request is software configurable.

When multiple tasks share a resource, coherent accesses to that resource need to be supported. The INTC supports the priority ceiling protocol (PCP) for coherent accesses. By providing a modifiable priority mask, the priority can be raised temporarily so that all tasks which share the same resource can not preempt each other.

The INTC provides the following features:

- Unique 9-bit vector for each separate interrupt source
- 8 software triggerable interrupt sources
- 16 priority levels with fixed hardware arbitration within priority levels for each interrupt source
- Ability to modify the ISR or task priority: modifying the priority can be used to implement the priority ceiling protocol for accessing shared resources.
- 1 external high priority interrupt (NMI) directly accessing the main core and I/O processor (IOP) critical interrupt mechanism

#### 1.5.7 System status and configuration module (SSCM)

The system status and configuration module (SSCM) provides central device functionality.

The SSCM includes these features:

- System configuration and status
  - Memory sizes/status
  - Device mode and security status
  - Determine boot vector
  - Search code flash for bootable sector
  - DMA status
- Debug status port enable and selection
- Bus and peripheral abort enable/disable

## 1.5.8 System clocks and clock generation

The following list summarizes the system clock and clock generation on the MPC5602P:

- Lock detect circuitry continuously monitors lock status
- Loss of clock (LOC) detection for PLL outputs
- Programmable output clock divider  $(\div 1, \div 2, \div 4, \div 8)$
- FlexPWM module and eTimer module running at the same frequency as the e200z0h core
- Internal 16 MHz RC oscillator for rapid start-up and safe mode: supports frequency trimming by user application

#### 1.5.9 Frequency-modulated phase-locked loop (FMPLL)

The FMPLL allows the user to generate high speed system clocks from a 4–40 MHz input clock. Further, the FMPLL supports programmable frequency modulation of the system clock. The PLL multiplication factor, output clock divider ratio are all software configurable.

The FMPLL has the following major features:

- Input clock frequency: 4–40 MHz
- Maximum output frequency: 64 MHz
- Voltage controlled oscillator (VCO)—frequency 256–512 MHz
- Reduced frequency divider (RFD) for reduced frequency operation without forcing the FMPLL to relock



- LIN slave mode features:
  - Autonomous LIN header handling
  - Autonomous LIN response handling
  - Optional discarding of irrelevant LIN responses using ID filter
- UART mode:
  - Full-duplex operation
  - Standard non return-to-zero (NRZ) mark/space format
  - Data buffers with 4-byte receive, 4-byte transmit
  - Configurable word length (8-bit or 9-bit words)
  - Error detection and flagging
  - Parity, Noise and Framing errors
  - Interrupt-driven operation with four interrupt sources
  - Separate transmitter and receiver CPU interrupt sources
  - 16-bit programmable baud-rate modulus counter and 16-bit fractional
  - 2 receiver wake-up methods

#### 1.5.23 Deserial serial peripheral interface (DSPI)

The descrial serial peripheral interface (DSPI) module provides a synchronous serial interface for communication between the MPC5602P MCU and external devices.

The DSPI modules provide these features:

- Full duplex, synchronous transfers
- · Master or slave operation
- Programmable master bit rates
- Programmable clock polarity and phase
- End-of-transmission interrupt flag
- Programmable transfer baud rate
- Programmable data frames from 4 to 16 bits
- Up to 8 chip select lines available:
  - 8 on DSPI 0
  - 4 each on DSPI 1 and DSPI 2
- 8 clock and transfer attributes registers
- Chip select strobe available as alternate function on one of the chip select pins for deglitching
- FIFOs for buffering up to 4 transfers on the transmit and receive side
- Queueing operation possible through use of the I/O processor or eDMA
- General purpose I/O functionality on pins when not used for SPI

## 1.5.24 Pulse width modulator (FlexPWM)

The pulse width modulator module (PWM) contains four PWM submodules each of which is set up to control a single half-bridge power stage. There are also three fault channels.

This PWM is capable of controlling most motor types: AC induction motors (ACIM), permanent magnet AC motors (PMAC), both brushless (BLDC) and brush DC motors (BDC), switched (SRM) and variable reluctance motors (VRM), and stepper motors.

The FlexPWM block implements the following features:

• 16-bit resolution for center, edge-aligned, and asymmetrical PWMs

MPC5602P Microcontroller Data Sheet, Rev. 6

15






Figure 2. 64-pin LQFP pinout(top view)



Table 5. Pin muxing (continued)

Port	PCR	Alternate	Functions	Peripheral <sup>3</sup>	I/O	Pad	speed <sup>5</sup>	Р	in
pin	register	function <sup>1,2</sup>	Tunctions Temphore		direction <sup>4</sup>	SRC = 0	SRC = 1	64-pin	100-pin
D[4]	PCR[52]	ALT0 ALT1 ALT2 ALT3	GPIO[52] — — B[3]	SIUL — — FlexPWM_0	I/O — — O	Slow	Medium	_	90
D[5]	PCR[53]	ALT0 ALT1 ALT2 ALT3	GPIO[53] CS3 F[0]	SIUL DSPI_0 FCU_0 —	1/O O O	Slow	Medium	_	22
D[6]	PCR[54]	ALT0 ALT1 ALT2 ALT3 —	GPIO[54] CS2 — — FAULT[1]	SIUL DSPI_0 — — FlexPWM_0	I/O O — — I	Slow	Medium	_	23
D[7]	PCR[55]	ALT0 ALT1 ALT2 ALT3	GPIO[55] CS3 F[1] CS4	SIUL DSPI_1 FCU_0 DSPI_0	I/O O O	Slow	Medium	17	26
D[8]	PCR[56]	ALT0 ALT1 ALT2 ALT3	GPIO[56] CS2 — CS5	SIUL DSPI_1 — DSPI_0	I/O O — O	Slow	Medium	14	21
D[9]	PCR[57]	ALT0 ALT1 ALT2 ALT3	GPIO[57] X[0] TXD —	SIUL FlexPWM_0 LIN_1 —	1/O O O	Slow	Medium	8	15
D[10]	PCR[58]	ALT0 ALT1 ALT2 ALT3	GPIO[58] A[0] — —	SIUL FlexPWM_0 — —	I/O O —	Slow	Medium	_	53
D[11]	PCR[59]	ALT0 ALT1 ALT2 ALT3	GPIO[59] B[0] — —	SIUL FlexPWM_0 — —	I/O O —	Slow	Medium	_	54
D[12]	PCR[60]	ALT0 ALT1 ALT2 ALT3 —	GPIO[60] X[1] — — RXD	SIUL FlexPWM_0 — — LIN_1	I/O O — — I	Slow	Medium	45	70
D[13]	PCR[61]	ALT0 ALT1 ALT2 ALT3	GPIO[61] A[1] — —	SIUL FlexPWM_0 —	I/O O —	Slow	Medium	44	67
D[14]	PCR[62]	ALT0 ALT1 ALT2 ALT3	GPIO[62] B[1] — —	SIUL FlexPWM_0 —	I/O O — —	Slow	Medium	46	73



#### 3.5 Thermal characteristics

#### 3.5.1 Package thermal characteristics

Table 10. LQFP thermal characteristics

Symbol	Parameter	Conditions	Typica	Typical value		
Symbol	Farameter	Conditions	100-pin	64-pin	Unit	
$R_{\theta JA}$	Thermal resistance junction-to-ambient, natural	Single layer board—1s	63	57	°C/W	
	convection <sup>1</sup>	Four layer board—2s2p	51	41	°C/W	
$R_{\theta JB}$	Thermal resistance junction-to-board <sup>2</sup>	Four layer board—2s2p	33	22	°C/W	
$R_{\theta JCtop}$	Thermal resistance junction-to-case (top) <sup>3</sup>	Single layer board—1s	15	13	°C/W	
$\Psi_{JB}$	Junction-to-board, natural convection <sup>4</sup>	Operating conditions	33	22	°C/W	
$\Psi_{\sf JC}$	Junction-to-case, natural convection <sup>5</sup>	Operating conditions	1	1	°C/W	

Junction-to-ambient thermal resistance determined per JEDEC JESD51-7. Thermal test board meets JEDEC specification for this package.

## 3.5.2 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T<sub>I</sub>, can be obtained from Equation 1:

$$T_{J} = T_{A} + (R_{\theta JA} * P_{D})$$
 Eqn. 1

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the PBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed in Equation 2 as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta,JA} = R_{\theta,JC} + R_{\theta,CA}$$
 Eqn. 2

MPC5602P Microcontroller Data Sheet, Rev. 6

Junction-to-board thermal resistance determined per JEDEC JESD51-8. Thermal test board meets JEDEC specification for the specified package. When Greek letters are not available, the symbols are typed as RthJB or Theta-JB.

Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.

<sup>&</sup>lt;sup>4</sup> Thermal characterization parameter indicating the temperature difference between the board and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JB.

<sup>&</sup>lt;sup>5</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization parameter is written as Psi-JC.



#### **NOTE**

The voltage regulator output cannot be used to drive external circuits. Output pins are to be used only for decoupling capacitance.

 $V_{DD\_LV\_COR}$  must be generated using internal regulator and external NPN transistor. It is not possible to provide  $V_{DD\_LV\_COR}$  through external regulator.

For the MPC5602P microcontroller, capacitor(s), with total values not below  $C_{DEC1}$ , should be placed between  $V_{DD\_LV\_CORx}/V_{SS\_LV\_CORx}$  close to external ballast transistor emitter. 4 capacitors, with total values not below  $C_{DEC2}$ , should be placed close to microcontroller pins between each  $V_{DD\_LV\_CORx}/V_{SS\_LV\_CORx}$  supply pairs and the  $V_{DD\_LV\_REGCOR}/V_{SS\_LV\_REGCOR}$  pair . Additionally, capacitor(s) with total values not below  $C_{DEC3}$ , should be placed between the  $V_{DD\_HV\_REG}/V_{SS\_HV\_REG}$  pins close to ballast collector. Capacitors values have to take into account capacitor accuracy, aging and variation versus temperature.

All reported information are valid for voltage and temperature ranges described in recommended operating condition, Table 8 and Table 9.




Figure 8. Voltage regulator configuration

Table 13. Approved NPN ballast components

Part	Manufacturer	Approved derivatives <sup>1</sup>
BCP68	ON Semi	BCP68
	NXP	BCP68-25
	Infineon	BCP68-25
BCX68	Infineon	BCX68-10; BCX68-16; BCX-25
BC868	NXP	BC868

MPC5602P Microcontroller Data Sheet, Rev. 6



LVDLVCOR monitors low voltage digital power domain

Table 15. Low voltage monitor electrical characteristics

Symbol	С	Parameter	Conditions <sup>1</sup>	Va	Unit	
Cymbol		i arameter	Contaitions	Min	Max	Oiiit
V <sub>PORH</sub>	Т	Power-on reset threshold	_	1.5	2.7	V
V <sub>PORUP</sub>	Р	Supply for functional POR module	T <sub>A</sub> = 25 °C	1.0	_	V
V <sub>REGLVDMOK_H</sub>	Р	Regulator low voltage detector high threshold	_	_	2.95	V
V <sub>REGLVDMOK_L</sub>	Р	Regulator low voltage detector low threshold	_	2.6	_	V
V <sub>FLLVDMOK_H</sub>	Р	Flash low voltage detector high threshold	_	_	2.95	V
V <sub>FLLVDMOK_L</sub>	Р	Flash low voltage detector low threshold	_	2.6	_	V
V <sub>IOLVDMOK_H</sub>	Р	I/O low voltage detector high threshold	_	_	2.95	V
V <sub>IOLVDMOK_L</sub>	Р	I/O low voltage detector low threshold	_	2.6	_	V
V <sub>IOLVDM5OK</sub> _H	Р	I/O 5 V low voltage detector high threshold	_	_	4.4	V
V <sub>IOLVDM5OK_L</sub>	Р	I/O 5 V low voltage detector low threshold	_	3.8	_	V
V <sub>MLVDDOK</sub> _H	Р	Digital supply low voltage detector high	_	_	1.145	V
V <sub>MLVDDOK_L</sub>	Р	Digital supply low voltage detector low	_	1.08	_	V

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 °C to T<sub>A MAX</sub>, unless otherwise specified

### 3.9 Power up/down sequencing

To prevent an overstress event or a malfunction within and outside the device, the MPC5602P implements the following sequence to ensure each module is started only when all conditions for switching it ON are available:

- A POWER\_ON module working on voltage regulator supply controls the correct start-up of the regulator. This is a key module ensuring safe configuration for all voltage regulator functionality when supply is below 1.5 V. Associated POWER\_ON (or POR) signal is active low.
- Several low voltage detectors, working on voltage regulator supply monitor the voltage of the critical modules (voltage regulator, I/Os, flash memory and low voltage domain). LVDs are gated low when POWER\_ON is active.
- A POWER\_OK signal is generated when all critical supplies monitored by the LVD are available. This signal is active
  high and released to all modules including I/Os, flash memory and 16 MHz RC oscillator needed during power-up
  phase and reset phase. When POWER\_OK is low the associated modules are set into a safe state.



Table 18. Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)

Symbol	С		Parameter	Conditions		Valu	ue <sup>1</sup>	Unit
Symbol			raiametei	Parameter Conditions		Тур	Max	Oiiit
I <sub>DD_LV_CORx</sub>	Т		RUN—Maximum mode <sup>2</sup>	V <sub>DD_LV_CORx</sub> externally	40 MHz	44	55	mA
	Р			forced at 1.3 V	64 MHz	52	65	
	Т		RUN—Typical mode <sup>3</sup>		40 MHz	38	46	
					64 MHz	45	54	
	Р	<u>.</u>	HALT mode <sup>4</sup>		_	1.5	10	
		rren	STOP mode <sup>5</sup>		_	1	10	
I <sub>DD_FLASH</sub>	Т	ly cu	Flash during read	V <sub>DD_HV_FL</sub> at 5.0 V	_	8	10	
		Supply current	Flash during erase operation on 1 flash module	V <sub>DD_HV_FL</sub> at 5.0 V	_	15	19	
I <sub>DD_ADC</sub>	Т		ADC	$V_{DD\_HV\_ADC0}$ at 5.0 V $f_{ADC}$ = 16 MHz	ADC_0	3	4	
I <sub>DD_OSC</sub>	Т		Oscillator	V <sub>DD_HV_OSC</sub> at 5.0 V	8 MHz	2.6	3.2	
I <sub>DD_HV_REG</sub>	D		Internal regulator module current consumption	V <sub>DD_HV_REG</sub> at 5.5 V		_	10	

<sup>&</sup>lt;sup>1</sup> All values to be confirmed after characterization/data collection.

Maximum mode: FlexPWM, ADC, CTU, DSPI, LINFlex, FlexCAN, 15 output pins, PLL\_0 enabled, 125 °C ambient. I/O supply current excluded.

Typical mode configurations: DSPI, LINFlex, FlexCAN, 15 output pins, PLL\_0, 105 °C ambient. I/O supply current excluded.

<sup>&</sup>lt;sup>4</sup> Halt mode configurations: Code fetched from SRAM, code flash memory and data flash memory in low power mode, OSC/PLL\_0 are OFF, core clock frozen, all peripherals disabled.

<sup>&</sup>lt;sup>5</sup> STOP "P" mode Device Under Test (DUT) configuration: Code fetched from SRAM, code flash memory and data flash memory off, OSC/PLL\_0 are OFF, core clock frozen, all peripherals disabled.



to ground. For instance, assuming a conversion rate of 1 MHz, with  $C_S + C_{P2}$  equal to 3 pF, a resistance of 330 k $\Omega$  is obtained ( $R_{EQ} = 1 / (fc \times (C_S + C_{P2}))$ ), where fc represents the conversion rate at the considered channel). To minimize the error induced by the voltage partitioning between this resistance (sampled voltage on  $C_S + C_{P2}$ ) and the sum of  $R_S + R_F$ , the external circuit must be designed to respect the Equation 4:

Eqn. 4

$$V_A \bullet \frac{R_S + R_F}{R_{EQ}} < \frac{1}{2} LSB$$

Equation 4 generates a constraint for external network design, in particular on resistive path.




Figure 14. Input equivalent circuit

A second aspect involving the capacitance network shall be considered. Assuming the three capacitances  $C_F$ ,  $C_{P1}$  and  $C_{P2}$  are initially charged at the source voltage  $V_A$  (refer to the equivalent circuit reported in Figure 14): A charge sharing phenomenon is installed when the sampling phase is started (A/D switch closed).



#### 3.14.2 **ADC** conversion characteristics

Table 28. ADC conversion characteristics

Symbo	ol.	С	Parameter	Conditions <sup>1</sup>		Value		Unit
Syllid	01	J	raiametei	Min Typ		Max	Oiiit	
f <sub>CK</sub>	SR		ADC clock frequency (depends on ADC configuration) (The duty cycle depends on ADC clock <sup>2</sup> frequency)	_	3 <sup>3</sup>		60	MHz
fs	SR	_	Sampling frequency	_	_		1.53	MHz
t <sub>s</sub>		D	Sampling time <sup>4</sup>	f <sub>ADC</sub> = 20 MHz, INPSAMP = 3	125	_	_	ns
				f <sub>ADC</sub> = 9 MHz, INPSAMP = 255			28.2	μs
t <sub>c</sub>	_	Р	Conversion time <sup>5</sup>	$f_{ADC} = 20 \text{ MHz}^6$ , INPCMP = 1	0.650		_	μs
t <sub>ADC_PU</sub>	SR		ADC power-up delay (time needed for ADC to settle exiting from software power down; PWDN bit = 0)	_		_	1.5	μs
C <sub>S</sub> <sup>7</sup>		D	ADC input sampling capacitance	_		_	2.5	pF
C <sub>P1</sub> <sup>7</sup>	_	D	ADC input pin capacitance 1	_	_	_	3	pF
C <sub>P2</sub> <sup>7</sup>		D	ADC input pin capacitance 2	_	_	_	1	pF
R <sub>SW</sub> <sup>7</sup>	_	D	Internal resistance of analog source	V <sub>DD_HV_ADC0</sub> = 5 V ± 10%	_	_	0.6	kΩ
				V <sub>DD_HV_ADC0</sub> = 3.3 V ± 10%		_	3	kΩ
R <sub>AD</sub> <sup>7</sup>		D	Internal resistance of analog source	_	_	_	2	kΩ
I <sub>INJ</sub>		Т	Input current injection	Current injection on one ADC input, different from the converted one. Remains within TUE specification	-5	_	5	mA
INL	CC	Р	Integral non-linearity	No overload	-1.5	_	1.5	LSB
DNL	CC	Р	Differential non-linearity	No overload	-1.0	_	1.0	LSB
E <sub>O</sub>	СС	Т	Offset error	_	_	±1	_	LSB
E <sub>G</sub>	CC	Т	Gain error	_	_	±1	_	LSB
TUE	СС	Р	Total unadjusted error without current injection	_	-2.5	_	2.5	LSB
TUE	CC	Т	Total unadjusted error with current injection	_	-3		3	LSB

 $V_{DD}$  = 3.3 V to 3.6 V / 4.5 V to 5.5 V,  $T_A$  = -40 °C to  $T_{A\ MAX}$ , unless otherwise specified and analog input voltage from V<sub>SS\_HV\_ADC0</sub> to V<sub>DD\_HV\_ADC0</sub>.

AD\_clk clock is always half of the ADC module input clock defined via the auxiliary clock divider for the ADC.

<sup>&</sup>lt;sup>3</sup> When configured to allow 60 MHz ADC, the minimum ADC clock speed is 9 MHz, below which the precision is lost.

 $<sup>^4</sup>$  During the sampling time the input capacitance  $C_S$  can be charged/discharged by the external source. The internal resistance of the analog source must allow the capacitance to reach its final voltage level within ts. After the end of the sampling time t<sub>s</sub>, changes of the analog input voltage have no effect on the conversion result. Values for the sample clock ts depend on programming.

<sup>&</sup>lt;sup>5</sup> This parameter includes the sampling time t<sub>s</sub>.



Table 30. Flash memory module life

Symbol	C	Parameter	Conditions	Va	Unit	
Cymbol		rainitio	Conditions	Min	Тур	Ome
P/E	С	Number of program/erase cycles per block for 16 KB blocks over the operating temperature range (T <sub>J</sub> )	_	100,000	_	cycles
P/E	С	Number of program/erase cycles per block for 32 KB blocks over the operating temperature range $(T_J)$	_	10,000	100,000	cycles
P/E	С	Number of program/erase cycles per block for 128 KB blocks over the operating temperature range $(T_J)$	_	1,000	100,000	cycles
Retention	С	Minimum data retention at 85 °C average	Blocks with 0-1,000 P/E cycles	20	_	years
		ambient temperature <sup>1</sup>	Blocks with 10,000 P/E cycles	10	_	years
			Blocks with 100,000 P/E cycles	5	_	years

Ambient temperature averaged over duration of application, not to exceed recommended product operating temperature range.

Table 31. Flash memory read access timing

Symbol	С	Parameter	Conditions <sup>1</sup>	Max value	Unit
f <sub>max</sub>	С	Maximum working frequency for code flash memory at given	2 wait states	66	MHz
		number of wait states in worst conditions	0 wait states	18	
f <sub>max</sub>	С	Maximum working frequency for data flash memory at given number of wait states in worst conditions	8 wait states	66	MHz

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V ± 10% / 5.0 V ± 10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified

## 3.15.2 Flash memory power supply DC characteristics

Table 32 shows the power supply DC characteristics on external supply.

Table 32. Flash memory power supply DC electrical characteristics

Symbol		C	Parameter	Conditions <sup>1</sup>	Value			Unit
Oyiii.	JOI		i arameter	Min		Тур	Max	Oiiit
I <sub>FLPW</sub>	СС	D	Sum of the current consumption on $V_{DD\_HV\_IOx}$ and $V_{DD\_LV\_CORx}$ during low-power mode	Code flash memory	_	_	900	μA
I <sub>FPWD</sub>	СС	D	Sum of the current consumption on V <sub>DD_HV_IOx</sub>	Code flash memory	_	_	150	μΑ
			and V <sub>DD_LV_CORx</sub> during power-down mode	Data flash memory	_	_	150	

 $<sup>^{1}</sup>$  V<sub>DD</sub> = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%, T<sub>A</sub> = -40 to 125 °C, unless otherwise specified.






Figure 26. External interrupt timing

# 3.17.5 DSPI timing

Table 39. DSPI timing<sup>1</sup>

No.	Symbol		С	Parameter	Conditions	Value		Unit
						Min	Max	UIII
1	t <sub>SCK</sub>	CC	D	DSPI cycle time	Master (MTFE = 0)	60	_	ns
					Slave (MTFE = 0)	60	_	
2	t <sub>CSC</sub>	CC	D	CS to SCK delay	_	16	_	ns
3	t <sub>ASC</sub>	CC	D	After SCK delay	_	26	_	ns
4	t <sub>SDC</sub>	СС	D	SCK duty cycle	_	0.4 * t <sub>SCK</sub>	0.6 * t <sub>SCK</sub>	ns
5	t <sub>A</sub>	CC	D	Slave access time	SS active to SOUT valid	_	30	ns
6	t <sub>DIS</sub>	СС	D	Slave SOUT disable time	SS inactive to SOUT high impedance or invalid	_	16	ns
7	$t_{PCSC}$	CC	D	PCSx to PCSS time	_	13	_	ns
8	t <sub>PASC</sub>	CC	D	PCSS to PCSx time	_	13	_	ns
9	t <sub>SUI</sub>	CC	D	Data setup time for inputs	Master (MTFE = 0)	35	_	ns
					Slave	4	_	
					Master (MTFE = 1, CPHA = 0)	35	_	
					Master (MTFE = 1, CPHA = 1)	35	_	
10	t <sub>HI</sub>	CC	D	Data hold time for inputs	Master (MTFE = 0)	-5	_	ns
					Slave	4	_	
					Master (MTFE = 1, CPHA = 0)	11	_	
					Master (MTFE = 1, CPHA = 1)	<b>-</b> 5	_	



- 4 Package characteristics
- 4.1 Package mechanical data
- 4.1.1 100 LQFP mechanical outline drawing



freescale <sup>.</sup>
semiconductor
ESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.
NIC VERSIONS ARE UNCONTROLLED EXCEPT WHEN ACCESSED
TLY FROM THE DOCUMENT CONTROL REPOSITORY. PRINTED
S ARE UNCONTROLLED EXCEPT WHEN STAMPED "CONTROLLED

# MECHANICAL OUTLINES DICTIONARY

DOCUMENT NO: 98ASS23234W
PAGE: 840F

DO NOT SCALE THIS DRAWING

REV: E

#### NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- A DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- A THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.

TITLE: 64LD LQFP,

10 X 10 X 1. 4 PKG,
0. 5 PITCH, CASE OUTLINE

CASE NUMBER: 840F-02

STANDARD: JEDEC MS-026 BCD

PACKAGE CODE: 8426 SHEET: 3

Figure 41. 64LQFP package mechanical drawing (part 3)


MPC5602P Microcontroller Data Sheet, Rev. 6





# 5 Ordering information

Figure 42. Commercial product code structure





#### Table 40. Revision history (continued)

Revision	Date	Description of
3	16 Dec 2010	"Introduction" section:
		Changed title (was "Overview")
		Updated contents
		"MPC5602P device comparison" table:
		Added sentence above table
		Removed "FlexRay" row
		"MPC5602P block diagram": added the following blocks: MC_CGM, MC_ME, MC_PCU,
		MC_RGM, CRC, and SSCM
		Added "MPC5602P series block summary" table
		"Pin muxing" section: removed information on "Symmetric pads"
		"Electrical characteristics" section:
		Updated "Caution" note
		Demoted "NVUSRO register" section to subsection of "DC electrical characteristics" section
		"NVUSRO register" section: deleted "NVUSRO[WATCHDOG_EN] field description" section
		Updated "EMI testing specifications" table
		"Low voltage monitor electrical characteristics" table: updated V <sub>MLVDDOK</sub> H max value
		"DC electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)" table: removed VOL SYM,
		and V <sub>OH SYM</sub> rows
		"Supply current (5.0 V, NVUSRO[PAD3V5V] = 0)" table:
		• I <sub>DD LV CORE</sub> , RUN—Maximum mode, 40/64 MHz: updated typ/max values
		I <sub>DD LV CORE</sub> , RUN—Airbag mode, 40/64 MHz: updated typ/max values
		I <sub>DD LV CORE</sub> , RUN—Maximum mode, "P" parameter classification: removed
		I <sub>DD FLASH</sub> : removed rows
		I <sub>DD ADC</sub> , Maximum mode: updated typ/max values
		I <sub>DD_OSC</sub> : updated max value
		Updated "DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)" table
		"Supply current (3.3 V, NVUSRO[PAD3V5V] = 1)" table:
		• I <sub>DD LV CORE</sub> , RUN—Maximum mode, 40/64 MHz: updated typ/max values
		• I <sub>DD LV CORE</sub> , RUN—Airbag mode, 40/64 MHz: updated typ/max values
		I <sub>DD FLASH</sub> : removed rows
		IDD_ADC, Maximum mode: updated typ/max values
		• I <sub>DD OSC</sub> : updated max value
		Added "I/O consumption" table
		Removed "I/O weight" table
		Updated "Main oscillator electrical characteristics (5.0 V, NVUSRO[PAD3V5V] = 0)" table
		Updated "Main oscillator electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1)" table
		"Input clock characteristics" table: updated f <sub>CLK</sub> max value
		"PLLMRFM electrical specifications ( $V_{DDPLL}$ = 1.08 V to 1.32 V, $V_{SS}$ = $V_{SSPLL}$ = 0 V, $T_A$ = $T_L$ to $T_H$ )" table:
		Updated supply voltage range for V <sub>DDPLL</sub> in the table title
		Updated sapply voltage failings for VDDPLL in the table title     Updated f <sub>SCM</sub> max value
		Updated C <sub>JITTER</sub> row
		Updated f <sub>MOD</sub> max value
		Updated "16 MHz RC oscillator electrical characteristics" table
	1	Updated "ADC conversion characteristics" table



Table 40. Revision history (continued)

Revision	Date	Description of
4	11 May 2011	Editorial and formatting changes throughout Section 1, "Introduction: Reorganized contents
		MPC5602P block diagram: reorganized blocks above and below peripheral bridge; made arrow going from peripheral bridge to crossbar switch bidirectional Updated Section 1.5, "Feature list:
		<ul> <li>changed core feature from "64 MHz" to "Up to 64 MHz"</li> <li>memory organization</li> </ul>
		<ul> <li>moved "16-channel eDMA controller" item to "Interrupts and events" item</li> <li>LINFlex: changed "2 LINFlex modules" to "Up to 2 LINFlex modules"</li> <li>DSPI: changed "3 DSPI channels" to "Up to 3 DSPI channels"</li> </ul>
		ADC: changed "16 input channels" to "Up to 16 input channels"  Added Section 1.5, "Feature details
		64-pin and 100-pin LQFP pinout diagrams: replaced instances of HV_AD0 with  HV_ADC0  System pine: undeted "YTAL" and "EYTAL" rouge
		System pins: updated "XTAL" and "EXTAL" rows Updated LQFP thermal characteristics Updated EMI testing specifications
		Section 3.8.1, "Voltage regulator electrical characteristics: removed BCP56 from named BJTs; replaced two configuration diagrams and two electrical characteristics tables with single diagram and single table
		Voltage regulator electrical characteristics: updated V <sub>DD_LV_REGCOR</sub> row Low voltage monitor electrical characteristics: updated V <sub>MLVDDOK_H</sub> max value—was 1.15 V; is 1.145 V
		Supply current (5.0 V, NVUSRO[PAD3V5V] = 0): changed symbol I <sub>DD_LV_CORE</sub> to I <sub>DD_LV_CORx</sub> ; changed parameter classification from T to P for I <sub>DD_LV_CORx</sub> RUN—Maximum mode at 64 MHz; added I <sub>DD_FLASH</sub> characteristics; replaced instances of "Airbag" mode with "Typical mode"
		Supply current (3.3 V, NVUSRO[PAD3V5V] = 1): changed symbol I <sub>DD_LV_CORE</sub> to I <sub>DD_LV_CORx</sub> ; replaced instances of "Airbag" mode with "Typical mode" DC electrical characteristics (3.3 V, NVUSRO[PAD3V5V] = 1): corrected parameter description for V <sub>OL_F</sub> —was "Fast, high level output voltage"; is "Fast, low level output
		voltage" Added Section 3.10.4, "Input DC electrical characteristics definition Main oscillator output electrical characteristics tables: replaced instances of EXTAL with
		XTAL; added load capacitance parameter  FMPLL electrical characteristics: updated conditions and table title; removed f <sub>sys</sub> row; updated f <sub>FMPLLOUT</sub> values; replaced instances of V <sub>DDPLL</sub> with V <sub>DD LV COR0</sub> ; replaced
		instances of V <sub>SSPLL</sub> with V <sub>SS_LV_COR0</sub> 16 MHz RC oscillator electrical characteristics: removed rows $\Delta_{\text{RCMTRIM}}$ and $\Delta_{\text{RCMSTEP}}$ ADC characteristics and error definitions: updated symbols
		ADC conversion characteristics: updated symbols; added row t <sub>ADC_PU</sub> Added Section 3.15.2, "Flash memory power supply DC characteristics Added Section 3.15.3, "Start-up/Switch-off timings
4	11 May 2011	
(cont'd)		Removed FlexCAN timing characteristics  RESET electrical characteristics: added row for t <sub>POR</sub> In the range of figures "DSPI Classic SPI Timing — Master, CPHA = 0" to "DSPI PCS Strobe (PCSS) Timing": added note
		Table A-1: added "DUT", "NPN", and "RISC"

MPC5602P Microcontroller Data Sheet, Rev. 6