



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | ARM® Cortex®-M0+  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 48MHz   |
| Connectivity               | I <sup>2</sup> C, LINbus, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, DMA, I <sup>2</sup> S, POR, PWM, WDT  |
| Number of I/O              | 26  |
| Program Memory Size        | 64KB (64K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 8K x 8  |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.6V  |
| Data Converters            | A/D 10x12b; D/A 1x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 32-TQFP   |
| Supplier Device Package    | 32-TQFP (7x7)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atsamd21e16l-af">https://www.e-xfl.com/product-detail/microchip-technology/atsamd21e16l-af</a> |

## 32-bit ARM-Based Microcontrollers

---

- Up to four compare channels with optional complementary output
  - Generation of synchronized pulse width modulation (PWM) pattern across port pins
  - Deterministic fault protection, fast decay and configurable dead-time between complementary output
  - Dithering that increase resolution with up to 5 bit and reduce quantization error
- 32-bit Real Time Counter (RTC) with clock/calendar function
- Watchdog Timer (WDT)
- CRC-32 generator
- Up to six Serial Communication Interfaces (SERCOM), each configurable to operate as either:
  - USART with full-duplex and single-wire half-duplex configuration
  - I<sup>2</sup>C up to 3.4MHz
  - SPI
  - LIN slave
- One 12-bit, 350ksps Analog-to-Digital Converter (ADC) with up to 18 channels
  - Differential and single-ended input
  - 1/2x to 16x programmable gain stage
  - Automatic offset and gain error compensation
  - Oversampling and decimation in hardware to support 13-, 14-, 15- or 16-bit resolution
- 10-bit, 350ksps Digital-to-Analog Converter (DAC)
- Four Analog Comparators (AC) with window compare function
- I/O
  - Up to 38 programmable I/O pins
- Packages
  - 48-pin TQFP, QFN
  - 32-pin QFN
- Operating Voltage
  - 1.62V – 3.63V

## 32-bit ARM-Based Microcontrollers


---

|   |    |
|---|----|
| Quality Management System Certified by DNV..... | 37 |
| Worldwide Sales and Service.....                | 38 |

## 2. Configuration Summary

|   | SAM D21G16L   | SAM D21ExL                            |
|---|---|---------------------------------------|
| Pins  | 48  | 32                                    |
| General Purpose I/O-pins (GPIOs)                  | 38  | 26                                    |
| Flash   | 64KB  | 64/32KB                               |
| SRAM  | 8KB   | 8/4KB                                 |
| Timer Counter (TC) instances                      | 5   | 3                                     |
| Waveform output channels per TC instance          | 2   | 2                                     |
| Timer Counter for Control (TCC) instances         | 3   | 3                                     |
| Waveform output channels per TCC                  | 8/4/2   | 6/4/2                                 |
| DMA channels                                      | 12  | 12                                    |
| Serial Communication Interface (SERCOM) instances | 6   | 4                                     |
| Analog-to-Digital Converter (ADC) channels        | 18  | 14                                    |
| Analog Comparators (AC)                           | 4   | 4                                     |
| Digital-to-Analog Converter (DAC) channels        | 1   | 1                                     |
| Real-Time Counter (RTC)                           | Yes   | Yes                                   |
| RTC alarms  | 1   | 1                                     |
| RTC compare values                                | One 32-bit value or two 16-bit values   | One 32-bit value or two 16-bit values |
| External Interrupt lines                          | 16  | 16                                    |
| Maximum CPU frequency                             | 48MHz   |                                       |
| Packages  | QFN   | QFN<br>TQFP                           |
| Oscillators                                       | 0.4-32MHz crystal oscillator (XOSC)<br>32.768kHz internal oscillator (OSC32K)<br>32KHz ultra-low-power internal oscillator (OSCULP32K)<br>8MHz high-accuracy internal oscillator (OSC8M)<br>48MHz Digital Frequency Locked Loop (DFLL48M)<br>96MHz Fractional Digital Phased Locked Loop (FDPLL96M) |                                       |
| Event System channels                             | 12  | 12                                    |
| SW Debug Interface                                | Yes   | Yes                                   |
| Watchdog Timer (WDT)                              | Yes   | Yes                                   |

## 3. Ordering Information



### 3.1 SAM D21ExL

| Ordering Code    | FLASH (bytes) | SRAM (bytes) | Temperature Range | Package | Carrier Type |
|------------------|---------------|--------------|-------------------|---------|--------------|
| ATSAMD21E15L-MNT | 32K           | 4K           | 105°C             | QFN32   | Tape & Reel  |
| ATSAMD21E15L-MFT | 32K           | 4K           | 125°C             | QFN32   | Tape & Reel  |
| ATSAMD21E15L-AFT | 32K           | 4K           | 125°C             | TQFP32  | Tape & Reel  |
| ATSAMD21E16L-MNT | 64K           | 8K           | 105°C             | QFN32   | Tape & Reel  |
| ATSAMD21E16L-MFT | 64K           | 8K           | 125°C             | QFN32   | Tape & Reel  |
| ATSAMD21E16L-AFT | 64K           | 8K           | 125°C             | TQFP32  | Tape & Reel  |

### 3.2 SAM D21GxL


| Ordering Code    | FLASH (bytes) | SRAM (bytes) | Temperature Range | Package | Carrier Type |
|------------------|---------------|--------------|-------------------|---------|--------------|
| ATSAMD21G16L-MUT | 64K           | 8K           | 85°C              | QFN48   | Tape & Reel  |
| ATSAMD21G16L-MNT | 64K           | 8K           | 105°C             | QFN48   | Tape & Reel  |

### 3.3 Device Identification

The DSU - Device Service Unit peripheral provides the Device Selection bits in the Device Identification register (DID.DEVSEL) in order to identify the device by software. The SAM D21L variants have a reset value of DID=0x1001drxx, with the LSB identifying the die number ('d'), the die revision ('r') and the device selection ('xx').

## 5.2 SAM D21ExL

### 5.2.1 QFN32 / TQFP32



(INTFLAG) register. The interrupt flag is set when the interrupt condition occurs. Each interrupt in the peripheral can be individually enabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated from the peripheral when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt requests for one peripheral are ORed together on system level, generating one interrupt request for each peripheral. An interrupt request will set the corresponding interrupt pending bit in the NVIC interrupt pending registers (SETPEND/CLRPEND bits in ISPR/ICPR). For the NVIC to activate the interrupt, it must be enabled in the NVIC interrupt enable register (SETENA/CLRENA bits in ISER/ICER). The NVIC interrupt priority registers IPR0-IPR7 provide a priority field for each interrupt.

**Table 7-3. Interrupt Line Mapping**

| Peripheral Source                          | NVIC Line |
|--|-----------|
| EIC NMI – External Interrupt Controller    | NMI       |
| PM – Power Manager                         | 0         |
| SYSCTRL – System Control                   | 1         |
| WDT – Watchdog Timer                       | 2         |
| RTC – Real Time Counter                    | 3         |
| EIC – External Interrupt Controller        | 4         |
| NVMCTRL – Non-Volatile Memory Controller   | 5         |
| DMAC - Direct Memory Access Controller     | 6         |
| Reserved                                   | 7         |
| EVSYS – Event System                       | 8         |
| SERCOM0 – Serial Communication Interface 0 | 9         |
| SERCOM1 – Serial Communication Interface 1 | 10        |
| SERCOM2 – Serial Communication Interface 2 | 11        |
| SERCOM3 – Serial Communication Interface 3 | 12        |
| SERCOM4 – Serial Communication Interface 4 | 13        |
| SERCOM5 – Serial Communication Interface 5 | 14        |
| TCC0 – Timer Counter for Control 0         | 15        |
| TCC1 – Timer Counter for Control 1         | 16        |
| TCC2 – Timer Counter for Control 2         | 17        |
| TC3 – Timer Counter 3                      | 18        |
| TC4 – Timer Counter 4                      | 19        |
| TC5 – Timer Counter 5                      | 20        |
| TC6 – Timer Counter 6                      | 21        |
| TC7 – Timer Counter 7                      | 22        |
| ADC – Analog-to-Digital Converter          | 23        |

| Peripheral Source                 | NVIC Line |
|-----------------------------------|-----------|
| AC – Analog Comparator            | 24        |
| DAC – Digital-to-Analog Converter | 25        |
| Reserved                          | 26        |
| Reserved                          | 27        |

## 7.3 Micro Trace Buffer

### 7.3.1 Features

- Program flow tracing for the Cortex-M0+ processor
- MTB SRAM can be used for both trace and general purpose storage by the processor
- The position and size of the trace buffer in SRAM is configurable by software
- CoreSight compliant

### 7.3.2 Overview

When enabled, the MTB records changes in program flow, reported by the Cortex-M0+ processor over the execution trace interface shared between the Cortex-M0+ processor and the CoreSight MTB-M0+. This information is stored as trace packets in the SRAM by the MTB. An off-chip debugger can extract the trace information using the Debug Access Port to read the trace information from the SRAM. The debugger can then reconstruct the program flow from this information.

The MTB simultaneously stores trace information into the SRAM, and gives the processor access to the SRAM. The MTB ensures that trace write accesses have priority over processor accesses.

The execution trace packet consists of a pair of 32-bit words that the MTB generates when it detects the processor PC value changes non-sequentially. A non-sequential PC change can occur during branch instructions or during exception entry. See the CoreSight MTB-M0+ Technical Reference Manual for more details on the MTB execution trace packet format.

Tracing is enabled when the MASTER.EN bit in the Master Trace Control Register is 1. There are various ways to set the bit to 1 to start tracing, or to 0 to stop tracing. See the CoreSight Cortex-M0+ Technical Reference Manual for more details on the Trace start and stop and for a detailed description of the MTB's MASTER register. The MTB can be programmed to stop tracing automatically when the memory fills to a specified watermark level or to start or stop tracing by writing directly to the MASTER.EN bit. If the watermark mechanism is not being used and the trace buffer overflows, then the buffer wraps around overwriting previous trace packets.

The base address of the MTB registers is 0x41006000; this address is also written in the CoreSight ROM Table. The offset of each register from the base address is fixed and as defined by the CoreSight MTB-M0+ Technical Reference Manual. The MTB has 4 programmable registers to control the behavior of the trace features:

- POSITION: Contains the trace write pointer and the wrap bit,
- MASTER: Contains the main trace enable bit and other trace control fields,
- FLOW: Contains the WATERMARK address and the AUTOSTOP and AUTOHALT control bits,
- BASE: Indicates where the SRAM is located in the processor memory map. This register is provided to enable auto discovery of the MTB SRAM location, by a debug agent.

See the CoreSight MTB-M0+ Technical Reference Manual for a detailed description of these registers.



The MTB has fixed QoS level 3 and the DSU has fixed QoS level 1.

The CPU QoS level can be written/read at address 0x41007110, bits [1:0]. Its reset value is 0x0.

Refer to different master QOSCTRL registers for configuring QoS for the other master (DMAC).

## 7.5 AHB-APB Bridge

The AHB-APB bridge is an AHB slave, providing an interface between the high-speed AHB domain and the low-power APB domain. It is used to provide access to the programmable control registers of peripherals.

AHB-APB bridge is based on AMBA APB Protocol Specification V2.0 (ref. as APB4) including:


- Wait state support
- Error reporting
- Transaction protection
- Sparse data transfer (byte, half-word and word)

Additional enhancements:

- Address and data cycles merged into a single cycle
- Sparse data transfer also apply to read access

to operate the AHB-APB bridge, the clock (CLK\_HPxBx\_AHB) must be enabled. See *PM – Power Manager* for details.

**Figure 7-1. APB Write Access.**



## Bit 4 – WDT:

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

## Bit 3 – GCLK

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

## Bit 2 – SYSCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

## Bit 1 – PM

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

## Write Protect Set

**Name:** WPSET

**Offset:** 0x04

**Reset:** 0x000000

**Property:** –

|        |    |    |    |    |    |    |    |    |
|--------|----|----|----|----|----|----|----|----|
| Bit    | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|        |    |    |    |    |    |    |    |    |
| Access |    |    |    |    |    |    |    |    |
| Reset  |    |    |    |    |    |    |    |    |
| Bit    | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|        |    |    |    |    |    |    |    |    |
| Access |    |    |    |    |    |    |    |    |
| Reset  |    |    |    |    |    |    |    |    |

## 32-bit ARM-Based Microcontrollers

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### Bit 1 – DSU

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### 7.6.2.3 PAC2 Register Description

#### Write Protect Clear

**Name:** WPCLR  
**Offset:** 0x00  
**Reset:** 0x00800000  
**Property:** –

|        |    |    |    |    |    |     |     |     |
|--------|----|----|----|----|----|-----|-----|-----|
| Bit    | 31 | 30 | 29 | 28 | 27 | 26  | 25  | 24  |
|        |    |    |    |    |    |     |     |     |
| Access |    |    |    |    |    |     |     |     |
| Reset  |    |    |    |    |    |     |     |     |
| Bit    | 23 | 22 | 21 | 20 | 19 | 18  | 17  | 16  |
|        |    |    |    |    |    | DAC | AC  | ADC |
| Access |    |    |    |    |    | R/W | R/W | R/W |
| Reset  |    |    |    |    |    | 0   | 0   | 0   |

## 32-bit ARM-Based Microcontrollers

|        |     |     |     |     |     |      |      |      |
|--------|-----|-----|-----|-----|-----|------|------|------|
| Bit    | 15  | 14  | 13  | 12  | 11  | 10   | 9    | 8    |
|        | TC7 | TC4 | TC5 | TC4 | TC3 | TCC2 | TCC1 | TCC0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W  | R/W  | R/W  |
| Reset  | 0   | 0   | 0   | 0   | 0   | 0    | 0    | 0    |

|        |   |   |   |   |   |   |       |   |
|--------|---|---|---|---|---|---|-------|---|
| Bit    | 7 | 6 | 5 | 4 | 3 | 2 | 1     | 0 |
|        |   |   |   |   |   |   | EVSYS |   |
| Access |   |   |   |   |   |   | R/W   |   |
| Reset  |   |   |   |   |   |   | 0     |   |

### Bit 18 – DAC:

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### Bit 17 – AC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### Bits 11, 12, 13, 14, 15 – TC3, TC4, TC5, TC4, TC7

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

### Bits 8, 9, 10 – TCCn

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

# 32-bit ARM-Based Microcontrollers

## Bit 1 – EVSYS

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

## Bits 0:1, 2:3, 4:5, 6:7, 8:9, 10:11 – SERCOMn

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

## Write Protect Set

**Name:** WPSET

**Offset:** 0x04

**Reset:** 0x00800000

**Property:** –

|        |         |         |         |         |         |         |       |      |
|--------|---------|---------|---------|---------|---------|---------|-------|------|
| Bit    | 31      | 30      | 29      | 28      | 27      | 26      | 25    | 24   |
|        |         |         |         |         |         |         |       |      |
| Access |         |         |         |         |         |         |       |      |
| Reset  |         |         |         |         |         |         |       |      |
| Bit    | 23      | 22      | 21      | 20      | 19      | 18      | 17    | 16   |
|        |         |         |         |         |         | DAC     | AC    | ADC  |
| Access |         |         |         |         |         | R/W     | R/W   | R/W  |
| Reset  |         |         |         |         |         | 0       | 0     | 0    |
| Bit    | 15      | 14      | 13      | 12      | 11      | 10      | 9     | 8    |
|        | TC7     | TC6     | TC5     | TC4     | TC3     | TCC2    | TCC1  | TCC0 |
| Access | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W   | R/W  |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0     | 0    |
| Bit    | 7       | 6       | 5       | 4       | 3       | 2       | 1     | 0    |
|        | SERCOM5 | SERCOM4 | SERCOM3 | SERCOM2 | SERCOM1 | SERCOM0 | EVSYS |      |
| Access | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     | R/W   |      |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0     |      |

## Bit 18 – DAC:

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

| Value | Description                   |
|-------|-------------------------------|
| 0     | Write-protection is disabled. |
| 1     | Write-protection is enabled.  |

## 8. Packaging Information

### 8.1 Thermal Considerations

#### Related Links

[Junction Temperature](#)

#### 8.1.1 Thermal Resistance Data

The following Table summarizes the thermal resistance data depending on the package.

**Table 8-1. Thermal Resistance Data**

| Package Type | $\theta_{JA}$ | $\theta_{JC}$ |
|--------------|---------------|---------------|
| 32-pin TQFP  | 64.7°C/W      | 23.1°C/W      |
| 32-pin QFN   | 40.9°C/W      | 15.2°C/W      |
| 48-pin QFN   | 32.0°C/W      | 10.9°C/W      |

#### 8.1.2 Junction Temperature

The average chip-junction temperature,  $T_J$ , in °C can be obtained from the following:

1.  $T_J = T_A + (P_D \times \theta_{JA})$
2.  $T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$

where:

- $\theta_{JA}$  = Package thermal resistance, Junction-to-ambient (°C/W), see Thermal Resistance Data
- $\theta_{JC}$  = Package thermal resistance, Junction-to-case thermal resistance (°C/W), see Thermal Resistance Data
- $\theta_{HEATSINK}$  = Thermal resistance (°C/W) specification of the external cooling device
- $P_D$  = Device power consumption (W)
- $T_A$  = Ambient temperature (°C)


From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature  $T_J$  in °C.

#### Related Links

[Thermal Considerations](#)

## 8.2 Package Drawings

### 8.2.1 48 pin QFN



**Note:** The exposed die attach pad is not connected electrically inside the device.

**Table 8-2. Device and Package Maximum Weight**

|     |    |
|-----|----|
| 140 | mg |
|-----|----|


**Table 8-3. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

**Table 8-4. Package Reference**


|                         |        |
|-------------------------|--------|
| JEDEC Drawing Reference | MO-220 |
| JESD97 Classification   | E3     |

## 8.2.2 32 pin TQFP





## 8.2.3 32 pin QFN



**Note:** The exposed die attach pad is connected inside the device to GND and GNDANA.

**Table 8-8. Device and Package Maximum Weight**

|    |    |
|----|----|
| 90 | mg |
|----|----|

**Table 8-9. Package Characteristics**

|                            |      |
|----------------------------|------|
| Moisture Sensitivity Level | MSL3 |
|----------------------------|------|

## The Microchip Web Site

---

Microchip provides online support via our web site at <http://www.microchip.com/>. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

## Customer Change Notification Service

---

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at <http://www.microchip.com/>. Under "Design Support", click on "Customer Change Notification" and follow the registration instructions.

## Customer Support

---

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: <http://www.microchip.com/support>

### Related Links


[Worldwide Sales and Service](#)

## Product Identification System

---

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

# 32-bit ARM-Based Microcontrollers



## Note:

1. Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
2. Small form-factor packaging options may be available. Please check <http://www.microchip.com/packaging> for small-form factor package availability, or contact your local Sales Office.

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR

WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE.

Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### Trademarks

---

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Helder, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PureSilicon, QMatrix, RightTouch logo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1349-3

### Quality Management System Certified by DNV

---

#### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

## Worldwide Sales and Service

| AMERICAS  | ASIA/PACIFIC  | ASIA/PACIFIC  | EUROPE   |
|---|---|---|--|
| <b>Corporate Office</b><br>2355 West Chandler Blvd.<br>Chandler, AZ 85224-6199<br>Tel: 480-792-7200<br>Fax: 480-792-7277<br>Technical Support:<br><a href="http://www.microchip.com/support">http://www.microchip.com/support</a><br>Web Address:<br><a href="http://www.microchip.com">www.microchip.com</a> | <b>Asia Pacific Office</b><br>Suites 3707-14, 37th Floor<br>Tower 6, The Gateway<br>Harbour City, Kowloon<br><b>Hong Kong</b><br>Tel: 852-2943-5100<br>Fax: 852-2401-3431<br><b>Australia - Sydney</b><br>Tel: 61-2-9868-6733<br>Fax: 61-2-9868-6755<br><b>China - Beijing</b><br>Tel: 86-10-8569-7000<br>Fax: 86-10-8528-2104<br><b>China - Chengdu</b><br>Tel: 86-28-8665-5511<br>Fax: 86-28-8665-7889<br><b>China - Chongqing</b><br>Tel: 86-23-8980-9588<br>Fax: 86-23-8980-9500<br><b>China - Dongguan</b><br>Tel: 86-769-8702-9880<br><b>China - Guangzhou</b><br>Tel: 86-20-8755-8029<br><b>China - Hangzhou</b><br>Tel: 86-571-8792-8115<br>Fax: 86-571-8792-8116<br><b>China - Hong Kong SAR</b><br>Tel: 852-2943-5100<br>Fax: 852-2401-3431<br><b>China - Nanjing</b><br>Tel: 86-25-8473-2460<br>Fax: 86-25-8473-2470<br><b>China - Qingdao</b><br>Tel: 86-532-8502-7355<br>Fax: 86-532-8502-7205<br><b>China - Shanghai</b><br>Tel: 86-21-3326-8000<br>Fax: 86-21-3326-8021<br><b>China - Shenyang</b><br>Tel: 86-24-2334-2829<br>Fax: 86-24-2334-2393<br><b>China - Shenzhen</b><br>Tel: 86-755-8864-2200<br>Fax: 86-755-8203-1760<br><b>China - Wuhan</b><br>Tel: 86-27-5980-5300<br>Fax: 86-27-5980-5118<br><b>China - Xian</b><br>Tel: 86-29-8833-7252<br>Fax: 86-29-8833-7256 | <b>China - Xiamen</b><br>Tel: 86-592-2388138<br>Fax: 86-592-2388130<br><b>China - Zhuhai</b><br>Tel: 86-756-3210040<br>Fax: 86-756-3210049<br><b>India - Bangalore</b><br>Tel: 91-80-3090-4444<br>Fax: 91-80-3090-4123<br><b>India - New Delhi</b><br>Tel: 91-11-4160-8631<br>Fax: 91-11-4160-8632<br><b>India - Pune</b><br>Tel: 91-20-3019-1500<br><b>Japan - Osaka</b><br>Tel: 81-6-6152-7160<br>Fax: 81-6-6152-9310<br><b>Japan - Tokyo</b><br>Tel: 81-3-6880-3770<br>Fax: 81-3-6880-3771<br><b>Korea - Daegu</b><br>Tel: 82-53-744-4301<br>Fax: 82-53-744-4302<br><b>Korea - Seoul</b><br>Tel: 82-2-554-7200<br>Fax: 82-2-558-5932 or<br>82-2-558-5934<br><b>Malaysia - Kuala Lumpur</b><br>Tel: 60-3-6201-9857<br>Fax: 60-3-6201-9859<br><b>Malaysia - Penang</b><br>Tel: 60-4-227-8870<br>Fax: 60-4-227-4068<br><b>Philippines - Manila</b><br>Tel: 63-2-634-9065<br>Fax: 63-2-634-9069<br><b>Singapore</b><br>Tel: 65-6334-8870<br>Fax: 65-6334-8850<br><b>Taiwan - Hsin Chu</b><br>Tel: 886-3-5778-366<br>Fax: 886-3-5770-955<br><b>Taiwan - Kaohsiung</b><br>Tel: 886-7-213-7830<br><b>Taiwan - Taipei</b><br>Tel: 886-2-2508-8600<br>Fax: 886-2-2508-0102<br><b>Thailand - Bangkok</b><br>Tel: 66-2-694-1351<br>Fax: 66-2-694-1350 | <b>Austria - Wels</b><br>Tel: 43-7242-2244-39<br>Fax: 43-7242-2244-393<br><b>Denmark - Copenhagen</b><br>Tel: 45-4450-2828<br>Fax: 45-4485-2829<br><b>Finland - Espoo</b><br>Tel: 358-9-4520-820<br><b>France - Paris</b><br>Tel: 33-1-69-53-63-20<br>Fax: 33-1-69-30-90-79<br><b>France - Saint Cloud</b><br>Tel: 33-1-30-60-70-00<br><b>Germany - Garching</b><br>Tel: 49-8931-9700<br><b>Germany - Haan</b><br>Tel: 49-2129-3766400<br><b>Germany - Heilbronn</b><br>Tel: 49-7131-67-3636<br><b>Germany - Karlsruhe</b><br>Tel: 49-721-625370<br><b>Germany - Munich</b><br>Tel: 49-89-627-144-0<br>Fax: 49-89-627-144-44<br><b>Germany - Rosenheim</b><br>Tel: 49-8031-354-560<br><b>Israel - Ra'anana</b><br>Tel: 972-9-744-7705<br><b>Italy - Milan</b><br>Tel: 39-0331-742611<br>Fax: 39-0331-466781<br><b>Italy - Padova</b><br>Tel: 39-049-7625286<br><b>Netherlands - Drunen</b><br>Tel: 31-416-690399<br>Fax: 31-416-690340<br><b>Norway - Trondheim</b><br>Tel: 47-7288-4388<br><b>Poland - Warsaw</b><br>Tel: 48-22-3325737<br><b>Romania - Bucharest</b><br>Tel: 40-21-407-87-50<br><b>Spain - Madrid</b><br>Tel: 34-91-708-08-90<br>Fax: 34-91-708-08-91<br><b>Sweden - Gothenberg</b><br>Tel: 46-31-704-60-40<br><b>Sweden - Stockholm</b><br>Tel: 46-8-5090-4654<br><b>UK - Wokingham</b><br>Tel: 44-118-921-5800<br>Fax: 44-118-921-5820 |