



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | RX |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, LINbus, SCI, SPI, USB |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 78 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 32K x 8 |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x10b, 14x12b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 100-LQFP |
| Supplier Device Package | 100-LFQFP (14x14) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56316cdfp-v0 |

Table 1.1 Outline of Specifications (2/6)

| Classification | Module/Function | Description |
|------------------------|----------------------------------|---|
| Low power consumption | Low power consumption facilities | <ul style="list-style-type: none"> Module stop function Four low power consumption modes Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode Battery backup function |
| Interrupt | Interrupt controller (ICUb) | <ul style="list-style-type: none"> Peripheral function interrupts: 187 sources External interrupts: 16 (pins IRQ0 to IRQ15) Software interrupts: One source Non-maskable interrupts: 6 sources Sixteen levels specifiable for the order of priority |
| External bus extension | | <ul style="list-style-type: none"> The external address space can be divided into nine areas (CS0 to CS7, SDCS), each with independent control of access settings. Capacity of each area: 16 Mbytes (CS0 to CS7), 128 Mbytes (SDCS) A chip-select signal (CS0# to CS7#, SDCS#) can be output for each area. Each area is specifiable as an 8-, 16-, or 32-bit bus space. The data arrangement in each area is selectable as little or big endian (only for data). SDRAM interface connectable Bus format: Separate bus, multiplex bus Wait control Write buffer facility |
| DMA | DMA controller (DMAC) | <ul style="list-style-type: none"> 4 channels Three transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions |
| | EXDMA controller (EXDMACa) | <ul style="list-style-type: none"> 2 channels Four transfer modes: Normal transfer, repeat transfer, block transfer, and cluster transfer Single-address transfer enabled with the EDAKn signal Capable of direct data transfer to TFT LCD panels Activation sources: Software trigger, external DMA requests (EDREQn), and interrupt requests from peripheral functions |
| | Data transfer controller (DTCa) | <ul style="list-style-type: none"> Three transfer modes: Normal transfer, repeat transfer, and block transfer Activation sources: External interrupts and interrupt requests from peripheral functions |

Table 1.2 Comparison of Functions for Different Packages in the RX63N/RX631 Group

| Functions | | RX63N Group | | | | RX631 Group | | | | | | | |
|--|--|---|---------------------------|---|---------------------------|----------------------|-------------------------------|-------------------------------|-----------------|---------------|---------------|--|--|
| Package | | 177-pin 176-pin | 145-pin 144-pin | 100-pin | 177-pin 176-pin | 145-pin 144-pin | 100-pin | 64-pin LQFP | 64-pin TFLGA | 48-pin | | | |
| External bus width | External bus width | 32 bits | 16 bits | 32 bits | 32 bits | 16 bits | Not available | | | | | | |
| | SDRAM area controller | Available | Not available | Available | Not available | | | | Not available | | | | |
| DMA | DMA controller | Ch. 0 to 3 | | | | Ch. 0 to 3 | | | | | | | |
| | EXDMA controller | Ch. 0 and 1 | | | | Ch. 0 and 1 | | | | Not available | | | |
| | Data transfer controller | Available | | | | Available | | | | | | | |
| Timers | 16-bit timer pulse unit | Ch. 0 to 11 | Ch. 0 to 5 | Ch. 0 to 11 | Ch. 0 to 5 | | | | | | | | |
| | Multi-function timer pulse unit 2 | Ch. 0 to 5 | | | | Ch. 0 to 5 | | | | | | | |
| | Port output enable 2 | Available | | | | Available | | | | | | | |
| | Programmable pulse generator | Ch. 0 and 1 | | | | Ch. 0 and 1 | | | | | | | |
| | 8-bit timers | Ch. 0 to 3 | | | | Ch. 0 to 3 | | | | | | | |
| | Compare match timer | Ch. 0 to 3 | | | | Ch. 0 to 3 | | | | | | | |
| | Realtime clock | Available | | | | Available | | | | Not available | | | |
| | Watchdog timer | Available | | | | Available | | | | | | | |
| | Independent watchdog timer | Available | | | | Available | | | | | | | |
| Communication function | Ethernet controller | Available | | | | Not available | | | | | | | |
| | DMA controller for Ethernet controller | Available | | | | Not available | | | | | | | |
| | USB 2.0 host/function module | Ch. 0 and 1 | Ch.0 | Ch. 0 and 1 | Ch.0 | Ch.0 | Ch. 0 and 1 | Ch.0 | | | | | |
| | Serial communications interfaces (SCIc) | Ch. 0 to 11 | Ch. 0 to 3, 5, 6, 8 and 9 | Ch. 0 to 11 | Ch. 0 to 3, 5, 6, 8 and 9 | Ch. 1, 5, 6, 8 and 9 | Ch. 1, 5, 6, and 8 | Ch. 1, 5, 6, and 8 | | | | | |
| | Serial communications interfaces (SCIld) | Ch. 12 | | | | Ch. 12 | | | | | | | |
| | I ² C bus interfaces | Ch. 0 to 3 | Ch.0 and 2 | Ch. 0 to 3 | Ch.0 and 2 | Ch.2 | | | | | | | |
| | IEBUS | Available | | | | Available | | | | | | | |
| Parallel data capture unit (PDC) | Serial peripheral interfaces | Ch.0 to 2 | Ch.0 and 1 | Ch.0 to 2 | Ch. 0 and 1 | | | | | | | | |
| | CAN module | For 1.5 M or more: Ch. 0 to 2, For 1 M or less: Ch. 0 and 1 | Ch. 0 and 1 | For 1.5 M or more: Ch. 0 to 2, For 1 M or less: Ch. 0 and 1 | Ch. 0 and 1 | Ch.1 | | | | | | | |
| | Parallel data capture unit (PDC) | Not available | | | | Available | | | | Not available | | | |
| | 12-bit A/D converter (channel) | AN000 to 020 | | AN000 to 013 | AN000 to 020 | AN000 to 013 | AN000 to 004, 006, 008 to 013 | AN000 to 002, 006, 009 to 012 | | | | | |
| | 10-bit A/D converter (channel) | AN0 to 7 | | | | AN0 to 7 | | | | Not available | | | |
| D/A converter | | Ch. 0 and 1 | | Ch.1 | Ch. 0 and 1 | Ch.1 | Ch.1 | Ch.1 | | | Not available | | |
| | Temperature sensor | Available | | | | Available | | | | | | | |
| CRC calculator | | Available | | | | Available | | | | | | | |
| | Unique ID | Available (only for the G version) | | | | | | | | | | | |
| Off-board programming (parallel programmer mode) | | | | | Available | | | | Not available | | | | |
| Sub-clock oscillator (for low clock loads) | | | | | Available | | | | Not available | | | | |
| Sub-clock oscillator (for standard clock loads) | | | | | Available | | | | Not available | | | | |
| Battery backup function | | | | | Available | | | | Not available | | | | |
| I/O port switching function | | | | | Not available | | | | Available | | | | |

1.4 Pin Functions

Table 1.4 lists the pin functions.

Table 1.4 Pin Functions (1/6)

| Classifications | Pin Name | I/O | Description |
|------------------------|------------------|--------|---|
| Power supply | VCC | Input | Power supply pin. Connect it to the system power supply. Connect this pin to VSS via a 0.1- μ F capacitor. The capacitor should be placed close to the pin. |
| | VCL | Input | Connect this pin to VSS via a 0.1- μ F capacitor. The capacitor should be placed close to the pin. |
| | VSS | Input | Ground pin. Connect it to the system power supply (0 V). |
| | VBATT | Input | Backup power pin. When the battery backup function is not to be used, connect it to the VCC pin. |
| Clock | XTAL | Output | Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin. |
| | EXTAL | Input | |
| | BCLK | Output | Outputs the external bus clock for external devices. |
| | SDCLK | Output | Outputs the clock dedicated for the SDRAM. |
| | XCOOUT | Output | Input/output pins for the subclock oscillator. Connect a crystal resonator between XCOOUT and XCIN. |
| | XCIN | Input | |
| Operating mode control | MD | Input | Pins for setting the operating mode. The signal levels on these pins must not be changed during operation. |
| System control | RES# | Input | Reset signal input pin. This LSI enters the reset state when this signal goes low. |
| | EMLE | Input | Input pin for the on-chip emulator enable signal. When the on-chip emulator is used, this pin should be driven high. When not used, it should be driven low. |
| | BSCANP | Input | Boundary scan enable pin. Boundary scan is enabled when this pin goes high. When not used, it should be driven low. |
| On-chip emulator | FINEC | Input | Fine interface clock pin |
| | FINED | I/O | Fine interface pin |
| | TRST# | Input | On-chip emulator or boundary scan pins. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator. |
| | TMS | Input | |
| | TDI | Input | |
| | TCK | Input | |
| | TDO | Output | |
| | TRCLK | Output | This pin outputs the clock for synchronization with the trace data. |
| | TRSYNC | Output | This pin indicates that output from the TRDATA0 to TRDATA3 pins is valid. |
| Address bus | A0 to A23 | Output | These pins output the trace information. |
| | D0 to D31 | I/O | Input and output pins for the bidirectional data bus. |
| Multiplexed bus | A0/D0 to A15/D15 | I/O | Address/data multiplexed bus |

Table 1.4 Pin Functions (3/6)

| Classifications | Pin Name | I/O | Description |
|--|--|--------|--|
| 16-bit timer pulse unit | TIOCA0, TIOCBO TIOCC0, TIOCD0 | I/O | The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins. |
| | TIOCA1, TIOCB1 | I/O | The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins. |
| | TIOCA2, TIOCB2 | I/O | The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins. |
| | TIOCA3, TIOCB3 TIOCC3, TIOCD3 | I/O | The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins. |
| | TIOCA4, TIOCB4 | I/O | The TGRA4 and TGRB4 input capture input/output compare output/PWM output pins. |
| | TIOCA5, TIOCB5 | I/O | The TGRA5 and TGRB5 input capture input/output compare output/PWM output pins. |
| | TCLKA, TCLKB TCLKC, TCLKD | Input | Input pins for external clock signals. |
| | TIOCA6, TIOCB6 TIOCC6, TIOCD6 | I/O | The TGRA6 to TGRD6 input capture input/output compare output/PWM output pins. |
| | TIOCA7, TIOCB7 | I/O | The TGRA7 and TGRB7 input capture input/output compare output/PWM output pins. |
| | TIOCA8, TIOCB8 | I/O | The TGRA8 and TGRB8 input capture input/output compare output/PWM output pins. |
| | TIOCA9, TIOCB9 TIOCC9, TIOCD9 | I/O | The TGRA9 to TGRD9 input capture input/output compare output/PWM output pins. |
| | TIOCA10, TIOCB10 | I/O | The TGRA10 and TGRB10 input capture input/output compare output/PWM output pins. |
| | TIOCA11, TIOCB11 | I/O | The TGRA11 and TGRB11 input capture input/output compare output/PWM output pins. |
| | TCLKE, TCLKF TCLKG, TCLKH | Input | Input pins for external clock signals. |
| Programmable pulse generator | PO0 to PO31 | Output | Output pins for the pulse signals. |
| 8-bit timer | TMO0 to TMO3 | Output | Output pins for the compare match signals. |
| | TMC10 to TMC13 | Input | Input pins for the external clock signals that drive for the counters. |
| | TMRI0 to TMRI3 | Input | Input pins for the counter-reset signals. |
| Serial communications interface (SCIc) | • Asynchronous mode/clock synchronous mode | | |
| | SCK0 to SCK11 | I/O | Input/output pins for clock signals. |
| | RXD0 to RXD11 | Input | Input pins for data reception. |
| | TXD0 to TXD11 | Output | Output pins for data transmission. |
| | CTS0# to CTS11# | Input | Transmit/receive start control input pins |
| | RTS0# to RTS11# | Output | Transmit/receive start control output pins |
| | • Simple I ² C mode | | |
| | SSCL0 to SSCL11 | I/O | Input/output pins for the I ² C clock |
| | SSDA0 to SSDA11 | I/O | Input/output pins for the I ² C data |
| | • Simple SPI mode | | |
| Serial communications interface (SCIc) | SCK0 to SCK11 | I/O | Input/output pins for the clock |
| | SMISO0 to SMISO11 | I/O | Input/output pins for slave transmit data. |
| | SMOSI0 to SMOSI11 | I/O | Input/output pins for master transmit data. |
| | SS0# to SS11# | Input | Input pins for chip select signals |

Table 1.6 List of Pin and Pin Functions (176-Pin LQFP) (4/5)

| Pin Number 176-Pin LQFP | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, TPU, TMR, PPG, RTC, POE) | Communications (ETHERC, SCIC, SCID, RSPI, RIIC, CAN, IEB, USB, and PDC) | Interrupt | S12AD, AD, DA |
|-------------------------------|---|----------|-------------------------|---|--|-----------|------------------|
| 100 | | PB1 | A9 | MTIOC0C/MTIOC4C/ TIOCB3/TMC10/PO25 | ET_RXD0/RMII_RXD0/ TXD4/TXD6/SMOSI4/ SMOSI6/SSDA4/SSDA6 | IRQ4-DS | |
| 101 | | P72 | CS2# | | ET_MDC | | |
| 102 | | P71 | CS1# | | ET_MDIO | | |
| 103 | VCC | | | | | | |
| 104 | | PB0 | A8 | MTIC5W/TIOCA3/PO24 | ET_RXD1/RMII_RXD1/ RXD4/RXD6/SMISO4/ SMISO6/SSCL4/SSCL6/ RSPCKA | IRQ12 | |
| 105 | VSS | | | | | | |
| 106 | | PA7 | A7 | TIOCB2/PO23 | ET_WOL/MISOA | | |
| 107 | | PA6 | A6 | MTIC5V/MTCLKB/ TIOCA2/TMC13/PO22/ POE2# | ET_EXOUT/CTS5#/RTS5#/SS5#/MOSIA | | |
| 108 | | PA5 | A5 | TIOCB1/PO21 | ET_LINKSTA/RSPCKA | | |
| 109 | | PA4 | A4 | MTIC5U/MTCLKA/ TIOCA1/TMRI0/PO20 | ET_MDC/TXD5/SMOSI5/ SSDA5/SSLA0 | IRQ5-DS | |
| 110 | | PA3 | A3 | MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19 | ET_MDIO/RXD5/SMISO5/ SSCL5 | IRQ6-DS | |
| 111 | TRDATA3 | PG7 | D31 | | | | |
| 112 | | PA2 | A2 | PO18 | RXD5/SMISO5/SSCL5/ SSLA3 | | |
| 113 | TRDATA2 | PG6 | D30 | | | | |
| 114 | | PA1 | A1/DQM3 | MTIOC0B/MTCLKC/ TIOCB0/PO17 | ET_WOL/SCK5/SSLA2 | IRQ11 | |
| 115 | VCC | | | | | | |
| 116 | TRCLK | PG5 | D29 | | | | |
| 117 | VSS | | | | | | |
| 118 | | PA0 | A0/BC0#/DQM2 | MTIOC4A/TIOCA0/PO16 | ET_TX_EN/ RMII_TXD_EN/SSLA1 | | |
| 119 | TRSYNC | PG4 | D28 | | | | |
| 120 | | P67 | CS7#/DQM1 | | CRX2*2 | IRQ15 | |
| 121 | TRDATA1 | PG3 | D27 | | | | |
| 122 | | P66 | CS6#/DQM0 | | CTX2*2 | | |
| 123 | TRDATA0 | PG2 | D26 | | | | |
| 124 | | P65 | CS5#/CKE | | | | |
| 125 | | PE7 | D15[A15/D15] | TIOCB11 | MISOB | IRQ7 | AN5 |
| 126 | | PE6 | D14[A14/D14] | TIOCA11 | MOSIB | IRQ6 | AN4 |
| 127 | VCC | | | | | | |
| 128 | SDCLK | P70 | | | | | |
| 129 | VSS | | | | | | |
| 130 | | PE5 | D13[A13/D13] | MTIOC4C/MTIOC2B/ TIOCB10 | ET_RX_CLK/REF50CK/ RSPCKB | IRQ5 | AN3 |
| 131 | | PE4 | D12[A12/D12] | MTIOC4D/MTIOC1A/ TIOCA10/PO28 | ET_RXD2/SSLB0 | | AN2 |
| 132 | | PE3 | D11[A11/D11] | MTIOC4B/TIOCB9/PO26/ POE8# | ET_RXD3/CTS12#/RTS12#/SS12#/MISOB | | AN1 |
| 133 | | PE2 | D10[A10/D10] | MTIOC4A/TIOCA9/PO23 | RXD12/SMISO12/ SSCL12/RDXD12/SSLB3/ MOSIB | IRQ7-DS | AN0 |
| 134 | | PE1 | D9[A9/D9] | MTIOC4C/TIOCD9/PO18 | TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/RSPCKB | | ANEX1 |
| 135 | | PE0 | D8[A8/D8] | TIOCC9 | SCK12/SSLB1 | | ANEX0 |

Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA) (1/5)

| Pin No. 145-pin TFLGA | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timers (MTU, TPU, TMR, PPG, RTC, POE) | Communications (ETHERC, SCIc, SCId, RSPI, RIIC, CAN, IEB, USB, and PDC) | Interrupt | S12AD AD DA |
|-----------------------------|---|----------|-------------------------|---|--|-----------|-------------------|
| A1 | AVSS0 | | | | | | |
| A2 | | P07 | | | | IRQ15 | ADTRG0# |
| A3 | | P40 | | | | IRQ8-DS | AN000 |
| A4 | | P42 | | | | IRQ10-DS | AN002 |
| A5 | | P45 | | | | IRQ13-DS | AN005 |
| A6 | | P90 | A16 | | TXD7/SMOSI7/SSDA7 | | AN014 |
| A7 | | P92 | A18 | | RXD7/SMISO7/SSCL7 | | AN016 |
| A8 | | PD2 | D2[A2/D2] | MTIOC4D/TIOCA8 | MISOC/CRX0 | IRQ2 | AN010 |
| A9 | | PD6 | D6[A6/D6] | MTIC5V/POE1# | SSLC2 | IRQ6 | AN6 |
| A10 | VSS | | | | | | |
| A11 | | P62 | CS2#/RAS# | | | | |
| A12 | | PE1 | D9[A9/D9] | MTIOC4C/TIOCD9/ PO18 | TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/SSLB2/ RSPCKB | | ANEX1 |
| A13 | | PE3 | D11[A11/D11] | MTIOC4B/TIOCB9/ PO26/POE8# | CTS12#/RTS12#/SS12#/ MISOB/ET_ERXD3 | | AN1 |
| B1 | VREFH | | | | | | |
| B2 | AVCC0 | | | | | | |
| B3 | | P05 | | | | IRQ13 | DA1 |
| B4 | VREFL0 | | | | | | |
| B5 | | P43 | | | | IRQ11-DS | AN003 |
| B6 | | P47 | | | | IRQ15-DS | AN007 |
| B7 | | P91 | A17 | | SCK7 | | AN015 |
| B8 | | PD0 | D0[A0/D0] | TIOCA7 | | IRQ0 | AN008 |
| B9 | | PD4 | D4[A4/D4] | POE3# | SSLC0 | IRQ4 | AN012 |
| B10 | VCC | | | | | | |
| B11 | | P61 | CS1#/SDCS# | | | | |
| B12 | | PE2 | D10[A10/D10] | MTIOC4A/TIOCA9/ PO23 | RXD12/SMISO12/SSCL12/ RXDX12/SSLB3/MOSIB | IRQ7-DS | AN0 |
| B13 | | PE4 | D12[A12/D12] | MTIOC4D/MTIOC1A/ TIOCA10/PO28 | SSLB0/ET_ERXD2 | | AN2 |
| C1 | VREFL | | | | | | |
| C2 | | P02 | | TMC1 | SCK6 | IRQ10 | AN020 |
| C3 | VREFH0 | | | | | | |
| C4 | | P41 | | | | IRQ9-DS | AN001 |
| C5 | | P46 | | | | IRQ14-DS | AN006 |
| C6 | VSS | | | | | | |
| C7 | | PD1 | D1[A1/D1] | MTIOC4B/TIOCB7/ TCLKG | MOSIC/CTX0 | IRQ1 | AN009 |
| C8 | | PD3 | D3[A3/D3] | TIOCB8/TCLKH/POE8# | RSPCKC | IRQ3 | AN011 |
| C9 | | PD7 | D7[A7/D7] | MTIC5U/POE0# | SSLC3 | IRQ7 | AN7 |
| C10 | | P63 | CS3#/CAS# | | | | |
| C11 | | PE0 | D8[A8/D8] | TIOCC9 | SCK12/SSLB1 | | ANEX0 |
| C12 | SDCLK | P70 | | | | | |
| C13 | VSS | | | | | | |
| D1 | | P00 | | TMRI0 | TXD6/SMOSI6/SSDA6 | IRQ8 | AN018 |
| D2 | | PF5 | | | | IRQ4 | |
| D3 | | P03 | | | | IRQ11 | DA0 |
| D4 | | P01 | | TMCI0 | RXD6/SMISO6/SSCL6 | IRQ9 | AN019 |

Table 1.8 List of Pins and Pin Functions (144-Pin LQFP) (1/5)

| Pin No. 144-pin LQFP | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timers (MTU, TPU, TMR, PPG, RTC, POE) | Communications (ETHERC, SC1c, SC1d, RSPI, RIIC, CAN, IEB, USB, and PDC) | Interrupt | S12AD AD DA |
|----------------------------|---|----------|-------------------------|--|--|-----------|-------------------|
| 1 | AVSS0 | | | | | | |
| 2 | | P05 | | | | IRQ13 | DA1 |
| 3 | VREFH | | | | | | |
| 4 | | P03 | | | | IRQ11 | DA0 |
| 5 | VREFL | | | | | | |
| 6 | | P02 | | TMCI1 | SCK6 | IRQ10 | AN020 |
| 7 | | P01 | | TMCI0 | RXD6/SMISO6/SSCL6 | IRQ9 | AN019 |
| 8 | | P00 | | TMRI0 | TXD6/SMOSI6/SSDA6 | IRQ8 | AN018 |
| 9 | | PF5 | | | | IRQ4 | |
| 10 | EMLE | | | | | | |
| 11 | | PJ5 | | | | | |
| 12 | VSS | | | | | | |
| 13 | | PJ3 | | MTIOC3C | CTS6#/RTS6#/CTS0#/ RTS0#/SS6#/SS0# | | |
| 14 | VCL | | | | | | |
| 15 | VBATT | | | | | | |
| 16 | MD/FINED | | | | | | |
| 17 | XCIN | | | | | | |
| 18 | XCOOUT | | | | | | |
| 19 | RES# | | | | | | |
| 20 | XTAL | P37 | | | | | |
| 21 | VSS | | | | | | |
| 22 | EXTAL | P36 | | | | | |
| 23 | VCC | | | | | | |
| 24 | | P35 | | | | NMI | |
| 25 | TRST# | P34 | | MTIOC0A/TMCI3/ PO12/POE2# | SCK6/SCK0/ USB0_DPRPD | IRQ4 | |
| 26 | | P33 | | MTIOC0D/TIOCD0/ TMRI3/PO11/POE3# | RXD6/RXD0/SMISO6/ SMISO0/SSCL6/ SSCL0/CRX0/PCK0 | IRQ3-DS | |
| 27 | | P32 | | MTIOC0C/TIOCC0/ TMO3/PO10/RTCOUT/ RTClC2 | TXD6/TXD0/SMOSI6/ SMOSI0/SSDA6/ SSDA0/CTX0/ USB0_VBUSEN/ VSYNC | IRQ2-DS | |
| 28 | TMS | P31 | | MTIOC4D/TMCI2/PO9/ RTClC1 | CTS1#/RTS1#/SS1#/ SSLB0/USB0_DPUPE | IRQ1-DS | |
| 29 | TDI | P30 | | MTIOC4B/TMRI3/PO8/ RTClC0/POE8# | RXD1/SMISO1/SSCL1/ MISOB/USB0_DRPD | IRQ0-DS | |
| 30 | TCK/FINEC | P27 | CS7# | MTIOC2B/TMCI3/PO7 | SCK1/RSPCKB | | |
| 31 | TDO | P26 | CS6# | MTIOC2A/TMO1/PO6 | TXD1/CTS3#/RTS3#/ SMOSI1/SS3#/SSDA1/ MOSIB | | |
| 32 | | P25 | CS5#/EDACK1 | MTIOC4C/MTCLKB/ TIOCA4/PO5 | RXD3/SMISO3/SSCL3/ USB0_DPRPD/HSYNC | | ADTRG0# |
| 33 | | P24 | CS4#/EDREQ1 | MTIOC4A/MTCLKA/ TIOCB4/TMRI1/PO4 | SCK3/USB0_VBUSEN/ PIXCLK | | |
| 34 | | P23 | EDACK0 | MTIOC3D/MTCLKD/ TIOCD3/PO3 | TXD3/CTS0#/RTS0#/ SMOSI3/SS0#/SSDA3/ USB0_DPUPE/PIXD7 | | |
| 35 | | P22 | EDREQ0 | MTIOC3B/MTCLKC/ TIOCC3/TMO0/PO2 | SCK0/USB0_DRPD/ PIXD6 | | |

Table 1.8 List of Pins and Pin Functions (144-Pin LQFP) (5/5)

| Pin No. 144-pin LQFP | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timers (MTU, TPU, TMR, PPG, RTC, POE) | Communications (ETHERC, SC1c, SC1d, RSPI, IIC, CAN, IEB, USB, and PDC) | Interrupt | S12AD AD DA |
|----------------------------|---|----------|-------------------------|---|---|-----------|-------------------|
| 125 | | PD1 | D1[A1/D1] | MTIOC4B/TIOCB7/ TCLKG | MOSIC/CTX0 | IRQ1 | AN009 |
| 126 | | PD0 | D0[A0/D0] | TIOCA7 | | IRQ0 | AN008 |
| 127 | | P93 | A19 | | CTS7#/RTS7#/SS7# | | AN017 |
| 128 | | P92 | A18 | | RXD7/SMISO7/SSCL7 | | AN016 |
| 129 | | P91 | A17 | | SCK7 | | AN015 |
| 130 | VSS | | | | | | |
| 131 | | P90 | A16 | | TXD7/SMOSI7/SSDA7 | | AN014 |
| 132 | VCC | | | | | | |
| 133 | | P47 | | | | IRQ15-DS | AN007 |
| 134 | | P46 | | | | IRQ14-DS | AN006 |
| 135 | | P45 | | | | IRQ13-DS | AN005 |
| 136 | | P44 | | | | IRQ12-DS | AN004 |
| 137 | | P43 | | | | IRQ11-DS | AN003 |
| 138 | | P42 | | | | IRQ10-DS | AN002 |
| 139 | | P41 | | | | IRQ9-DS | AN001 |
| 140 | VREFLO | | | | | | |
| 141 | | P40 | | | | IRQ8-DS | AN000 |
| 142 | VREFHO | | | | | | |
| 143 | AVCC0 | | | | | | |
| 144 | | P07 | | | | IRQ15 | ADTRG0# |

Note 1. The BCLK function is multiplexed with the I/O port function for pin P53, so the port function is not available if the external bus is enabled.

Note 2. Enabled only for the ROM capacity: 2 Mbytes/1.5 Mbytes

Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA) (3/5)

| Pin No. | Power Supply Clock System Control | I/O Port | Bus EXDMAC | Timers (MTU, TPU, TMR, PPG, RTC, POE) | Communications (ETHERC, SC1c, SC1d, RSPI, RIIC, CAN, IEB, USB) | Interrupt | S12AD AD DA |
|------------------|--|-----------------|------------------------|--|--|-----------|-------------------|
| 100-pin TFLGA | | | | | | | |
| F7 | PB2 | A10 | TIOCC3/ TCLKC/PO26 | CTS6#/RTS6#/ SS6#/ET_RX_CLK/ REF50CK | | | |
| F8 | PB0 | A8 | MTIC5W/ TIOCA3/PO24 | RXD6/SMISO6/ SSCL6/RSPCKA/ ET_ERXD1/ RMII_RXD1 | IRQ12 | | |
| F9 | PA7 | A7 | TIOCB2/PO23 | MISOA/ET_WOL | | | |
| F10 | VSS | | | | | | |
| G1 | P33 | | | MTIOC0D/ TIOCD0/ TMRI3/PO11/ POE3# | RXD6/RXD0/ SMISO6/SMISO0/ SSCL6/SSCL0/ CRXO*1 | IRQ3-DS | |
| G2 | TMS | P31 | | MTIOC4D/ TMCI2/PO9/ RTCIC1 | CTS1#/RTS1#/ SS1#/SSLB0/ USB0_DPUPE | IRQ1-DS | |
| G3 | TDI | P30 | | MTIOC4B/ TMRI3/PO8/ RTCIC0/POE8# | RXD1/SMISO1/ SSCL1/MISOB/ USB0_DRPD | IRQ0-DS | |
| G4 | TCK/FINEC | P27 | CS7# | MTIOC2B/ TMCI3/PO7 | SCK1/RSPCKB | | |
| G5 | BCLK | P53*2 | | | | | |
| G6 | P52 | RD# | | | RXD2/SMISO2/ SSCL2/SSLB3 | | |
| G7 | PB5 | A13 | | MTIOC2A/ MTIOC1B/ TIOCB4/ TMRI1/PO29/ POE1# | SCK9/ET_TXD0/ RMII_TXD0 | | |
| G8 | PB4 | A12 | TIOCA4/PO28 | CTS9#/RTS9#/ SS9#/ET_TX_EN/ RMII_TXD_EN | | | |
| G9 | PB1 | A9 | | MTIOC0C/ MTIOC4C/ TIOCB3/ TMCI0/PO25 | TXD6/SMOSI6/ SSDA6/ET_ERXD0/ RMII_RXD0 | IRQ4-DS | |
| G10 | VCC | | | | | | |
| H1 | TDO | P26 | CS6# | MTIOC2A/ TMO1/PO6 | TXD1/CTS3#/ RTS3#/SMOSI1/ SS3#/SSDA1/ MOSIB | | |
| H2 | P25 | CS5#/ EDACK1 | | MTIOC4C/ MTCLKB/ TIOCA4/PO5 | RXD3/SMISO3/ SSCL3/ USB0_DPRPD | | ADTRG0# |
| H3 | P16 | | | MTIOC3C/ MTIOC3D/ TIOCB1/ TCLKC/TMO2/ PO14/RTCCOUT | TXD1/RXD3/ SMOSI1/SMISO3/ SSDA1/SSCL3/ MOSIA/SCL2-DS/ IERXD/ USB0_VBUS/ USB0_VBUSEN/ USB0_OVRCURB | IRQ6 | ADTRG0# |

Table 4.1 List of I/O Registers (Address Order) (5/50)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-----------|------------------|
| | | | | | | ICLK≥PCLK | ICLK<PCLK | |
| 0008 650Ch | MPU | Memory-protection error status register | MPESTS | 32 | 32 | 1 | ICLK | MPU |
| 0008 6514h | MPU | Data memory-protection error address register | MPDEA | 32 | 32 | 1 | ICLK | |
| 0008 6520h | MPU | Region search address register | MPSA | 32 | 32 | 1 | ICLK | |
| 0008 6524h | MPU | Region search operation register | MPOPS | 16 | 16 | 1 | ICLK | |
| 0008 6526h | MPU | Region invalidation operation register | MPOPI | 16 | 16 | 1 | ICLK | |
| 0008 6528h | MPU | Instruction-hit region register | MHITI | 32 | 32 | 1 | ICLK | |
| 0008 652Ch | MPU | Data-hit region register | MHITD | 32 | 32 | 1 | ICLK | |
| 0008 7010h | ICU | Interrupt request register 016 | IR016 | 8 | 8 | 2 | ICLK | ICUb |
| 0008 7015h | ICU | Interrupt request register 021 | IR021 | 8 | 8 | 2 | ICLK | |
| 0008 7017h | ICU | Interrupt request register 023 | IR023 | 8 | 8 | 2 | ICLK | |
| 0008 701Bh | ICU | Interrupt request register 027 | IR027 | 8 | 8 | 2 | ICLK | |
| 0008 701Ch | ICU | Interrupt request register 028 | IR028 | 8 | 8 | 2 | ICLK | |
| 0008 701Dh | ICU | Interrupt request register 029 | IR029 | 8 | 8 | 2 | ICLK | |
| 0008 701Eh | ICU | Interrupt request register 030 | IR030 | 8 | 8 | 2 | ICLK | |
| 0008 701Fh | ICU | Interrupt request register 031 | IR031 | 8 | 8 | 2 | ICLK | |
| 0008 7020h | ICU | Interrupt request register 032 | IR032 | 8 | 8 | 2 | ICLK | |
| 0008 7021h | ICU | Interrupt request register 033 | IR033 | 8 | 8 | 2 | ICLK | |
| 0008 7022h | ICU | Interrupt request register 034 | IR034 | 8 | 8 | 2 | ICLK | |
| 0008 7023h | ICU | Interrupt request register 035 | IR035 | 8 | 8 | 2 | ICLK | |
| 0008 7024h | ICU | Interrupt request register 036 | IR036 | 8 | 8 | 2 | ICLK | |
| 0008 7025h | ICU | Interrupt request register 037 | IR037 | 8 | 8 | 2 | ICLK | |
| 0008 7026h | ICU | Interrupt request register 038 | IR038 | 8 | 8 | 2 | ICLK | |
| 0008 7027h | ICU | Interrupt request register 039 | IR039 | 8 | 8 | 2 | ICLK | |
| 0008 7028h | ICU | Interrupt request register 040 | IR040 | 8 | 8 | 2 | ICLK | |
| 0008 7029h | ICU | Interrupt request register 041 | IR041 | 8 | 8 | 2 | ICLK | |
| 0008 702Ah | ICU | Interrupt request register 042 | IR042 | 8 | 8 | 2 | ICLK | |
| 0008 702Bh | ICU | Interrupt request register 043 | IR043 | 8 | 8 | 2 | ICLK | |
| 0008 702Ch | ICU | Interrupt request register 044 | IR044 | 8 | 8 | 2 | ICLK | |
| 0008 702Dh | ICU | Interrupt request register 045 | IR045 | 8 | 8 | 2 | ICLK | |
| 0008 702Eh | ICU | Interrupt request register 046 | IR046 | 8 | 8 | 2 | ICLK | |
| 0008 702Fh | ICU | Interrupt request register 047 | IR047 | 8 | 8 | 2 | ICLK | |
| 0008 7030h | ICU | Interrupt request register 048 | IR048 | 8 | 8 | 2 | ICLK | |
| 0008 7031h | ICU | Interrupt request register 049 | IR049 | 8 | 8 | 2 | ICLK | |
| 0008 7032h | ICU | Interrupt request register 050 | IR050 | 8 | 8 | 2 | ICLK | |
| 0008 7033h | ICU | Interrupt request register 051 | IR051 | 8 | 8 | 2 | ICLK | |
| 0008 7034h | ICU | Interrupt request register 052 | IR052 | 8 | 8 | 2 | ICLK | |
| 0008 7035h | ICU | Interrupt request register 053 | IR053 | 8 | 8 | 2 | ICLK | |
| 0008 7036h | ICU | Interrupt request register 054 | IR054 | 8 | 8 | 2 | ICLK | |
| 0008 7037h | ICU | Interrupt request register 055 | IR055 | 8 | 8 | 2 | ICLK | |
| 0008 7038h | ICU | Interrupt request register 056 | IR056 | 8 | 8 | 2 | ICLK | |
| 0008 7039h | ICU | Interrupt request register 057 | IR057 | 8 | 8 | 2 | ICLK | |
| 0008 703Ah | ICU | Interrupt request register 058 | IR058 | 8 | 8 | 2 | ICLK | |
| 0008 703Bh | ICU | Interrupt request register 059 | IR059 | 8 | 8 | 2 | ICLK | |
| 0008 703Eh | ICU | Interrupt request register 062 | IR062 | 8 | 8 | 2 | ICLK | |
| 0008 7040h | ICU | Interrupt request register 064 | IR064 | 8 | 8 | 2 | ICLK | |
| 0008 7041h | ICU | Interrupt request register 065 | IR065 | 8 | 8 | 2 | ICLK | |
| 0008 7042h | ICU | Interrupt request register 066 | IR066 | 8 | 8 | 2 | ICLK | |
| 0008 7043h | ICU | Interrupt request register 067 | IR067 | 8 | 8 | 2 | ICLK | |
| 0008 7044h | ICU | Interrupt request register 068 | IR068 | 8 | 8 | 2 | ICLK | |
| 0008 7045h | ICU | Interrupt request register 069 | IR069 | 8 | 8 | 2 | ICLK | |
| 0008 7046h | ICU | Interrupt request register 070 | IR070 | 8 | 8 | 2 | ICLK | |

Table 4.1 List of I/O Registers (Address Order) (14/50)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Related Function | |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-----------|------------------|--|
| | | | | | | ICLK≥PCLK | ICLK<PCLK | | |
| 0008 7400h | ICU | DMAC activation request select register 0 | DMRSR0 | 8 | 8 | 2 ICLK | | ICUb | |
| 0008 7404h | ICU | DMAC activation request select register 1 | DMRSR1 | 8 | 8 | 2 ICLK | | | |
| 0008 7408h | ICU | DMAC activation request select register 2 | DMRSR2 | 8 | 8 | 2 ICLK | | | |
| 0008 740Ch | ICU | DMAC activation request select register 3 | DMRSR3 | 8 | 8 | 2 ICLK | | | |
| 0008 7500h | ICU | IRQ control register 0 | IRQCR0 | 8 | 8 | 2 ICLK | | | |
| 0008 7501h | ICU | IRQ control register 1 | IRQCR1 | 8 | 8 | 2 ICLK | | | |
| 0008 7502h | ICU | IRQ control register 2 | IRQCR2 | 8 | 8 | 2 ICLK | | | |
| 0008 7503h | ICU | IRQ control register 3 | IRQCR3 | 8 | 8 | 2 ICLK | | | |
| 0008 7504h | ICU | IRQ control register 4 | IRQCR4 | 8 | 8 | 2 ICLK | | | |
| 0008 7505h | ICU | IRQ control register 5 | IRQCR5 | 8 | 8 | 2 ICLK | | | |
| 0008 7506h | ICU | IRQ control register 6 | IRQCR6 | 8 | 8 | 2 ICLK | | | |
| 0008 7507h | ICU | IRQ control register 7 | IRQCR7 | 8 | 8 | 2 ICLK | | | |
| 0008 7508h | ICU | IRQ control register 8 | IRQCR8 | 8 | 8 | 2 ICLK | | | |
| 0008 7509h | ICU | IRQ control register 9 | IRQCR9 | 8 | 8 | 2 ICLK | | | |
| 0008 750Ah | ICU | IRQ control register 10 | IRQCR10 | 8 | 8 | 2 ICLK | | | |
| 0008 750Bh | ICU | IRQ control register 11 | IRQCR11 | 8 | 8 | 2 ICLK | | | |
| 0008 750Ch | ICU | IRQ control register 12 | IRQCR12 | 8 | 8 | 2 ICLK | | | |
| 0008 750Dh | ICU | IRQ control register 13 | IRQCR13 | 8 | 8 | 2 ICLK | | | |
| 0008 750Eh | ICU | IRQ control register 14 | IRQCR14 | 8 | 8 | 2 ICLK | | | |
| 0008 750Fh | ICU | IRQ control register 15 | IRQCR15 | 8 | 8 | 2 ICLK | | | |
| 0008 7510h | ICU | IRQ pin digital filter enable register 0 | IRQFLTE0 | 8 | 8 | 2 ICLK | | CMT | |
| 0008 7511h | ICU | IRQ pin digital filter enable register 1 | IRQFLTE1 | 8 | 8 | 2 ICLK | | | |
| 0008 7514h | ICU | IRQ pin digital filter setting register 0 | IRQFLTC0 | 16 | 16 | 2 ICLK | | | |
| 0008 7516h | ICU | IRQ pin digital filter setting register 1 | IRQFLTC1 | 16 | 16 | 2 ICLK | | | |
| 0008 7580h | ICU | Non-maskable interrupt status register | NMISR | 8 | 8 | 2 ICLK | | | |
| 0008 7581h | ICU | Non-maskable interrupt enable register | NMIER | 8 | 8 | 2 ICLK | | | |
| 0008 7582h | ICU | Non-maskable interrupt status clear register | NMICLR | 8 | 8 | 2 ICLK | | | |
| 0008 7583h | ICU | NMI pin interrupt control register | NMICR | 8 | 8 | 2 ICLK | | | |
| 0008 7590h | ICU | NMI pin digital filter enable register | NMIFLTE | 8 | 8 | 2 ICLK | | | |
| 0008 7594h | ICU | NMI pin digital filter setting register | NMIFLTC | 16 | 16 | 2 ICLK | | | |
| 0008 8000h | CMT | Compare match timer start register 0 | CMSTR0 | 16 | 16 | 2, 3 PCLKB | | CMT | |
| 0008 8002h | CMT0 | Compare match timer control register | CMCR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8004h | CMT0 | Compare match timer counter | CMCNT | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8006h | CMT0 | Compare match timer constant register | CMCOR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8008h | CMT1 | Compare match timer control register | CMCR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 800Ah | CMT1 | Compare match timer counter | CMCNT | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 800Ch | CMT1 | Compare match timer constant register | CMCOR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8010h | CMT | Compare match timer start register 1 | CMSTR1 | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8012h | CMT2 | Compare match timer control register | CMCR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8014h | CMT2 | Compare match timer counter | CMCNT | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8016h | CMT2 | Compare match timer constant register | CMCOR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8018h | CMT3 | Compare match timer control register | CMCR | 16 | 16 | 2, 3 PCLKB | | WDTA | |
| 0008 801Ah | CMT3 | Compare match timer counter | CMCNT | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 801Ch | CMT3 | Compare match timer constant register | CMCOR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8020h | WDT | WDT refresh register | WDTRR | 8 | 8 | 2, 3 PCLKB | | | |
| 0008 8022h | WDT | WDT control register | WDTCR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8024h | WDT | WDT status register | WDTSR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8026h | WDT | WDT reset control register | WDTRCR | 8 | 8 | 2, 3 PCLKB | | IWDT | |
| 0008 8030h | IWDT | IWDT refresh register | IWDTRR | 8 | 8 | 2, 3 PCLKB | | | |
| 0008 8032h | IWDT | IWDT control register | IWDTCR | 16 | 16 | 2, 3 PCLKB | | | |
| 0008 8034h | IWDT | IWDT status register | IWDTSR | 16 | 16 | 2, 3 PCLKB | | | |

Table 4.1 List of I/O Registers (Address Order) (49/50)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-----------|------------------|
| | | | | | | ICLK≥PCLK | ICLK<PCLK | |
| 000C 0100h | ETHERC | ETHERC mode register | ECMR | 32 | 32 | 5, 6 PCLKA | — | ETHERC |
| 000C 0108h | ETHERC | Receive frame length register | RFLR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0110h | ETHERC | ETHERC status register | ECSR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0118h | ETHERC | ETHERC interrupt permission register | ECSIPR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0120h | ETHERC | PHY interface register | PIR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0128h | ETHERC | PHY status register | PSR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0140h | ETHERC | Random number generation counter upper limit setting register | RDMLR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0150h | ETHERC | IPG register | IPGR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0154h | ETHERC | Automatic PAUSE frame register | APR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0158h | ETHERC | Manual PAUSE frame register | MPR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0160h | ETHERC | PAUSE Frame receive counter register | RFCF | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0164h | ETHERC | Automatic PAUSE frame retransmit count register | TPAUSER | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 0168h | ETHERC | PAUSE frame retransmit counter register | TPAUSECR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 016Ch | ETHERC | Broadcast frame receive count setting register | BCFRR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01C0h | ETHERC | MAC address high register | MAHR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01C8h | ETHERC | MAC address low register | MALR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01D0h | ETHERC | Transmit retry over counter register | TROCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01D4h | ETHERC | Delayed collision detect counter register | CDCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01D8h | ETHERC | Lost carrier counter register | LCCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01DCh | ETHERC | Carrier not detect counter register | CNDCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01E4h | ETHERC | CRC error frame receive counter register | CEFCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01E8h | ETHERC | Frame receive error counter register | FRECR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01ECh | ETHERC | Too-short frame receive counter register | TSFRCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01F0h | ETHERC | Too-long frame receive counter register | TLFRCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01F4h | ETHERC | Residual-bit frame receive counter register | RFCR | 32 | 32 | 5, 6 PCLKA | — | |
| 000C 01F8h | ETHERC | Multicast address frame receive counter register | MAFCR | 32 | 32 | 5, 6 PCLKA | — | |

Table 4.1 List of I/O Registers (Address Order) (50/50)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Related Function |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|-----------|--------------------|
| | | | | | | ICLK≥PCLK | ICLK<PCLK | |
| 007F C402h | FLASH | Flash mode register | FMODR | 8 | 8 | 2 to 4 FCLK | 2, 3 ICLK | Flash Memory |
| 007F C410h | FLASH | Flash access status register | FASTAT | 8 | 8 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F C411h | FLASH | Flash access error interrupt enable register | FAEINT | 8 | 8 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F C412h | FLASH | Flash ready interrupt enable register | FRDYIE | 8 | 8 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F C440h | FLASH | E2 DataFlash read enable register 0 | DFLRE0 | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F C442h | FLASH | E2 DataFlash read enable register 1 | DFLRE1 | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F C450h | FLASH | E2 DataFlash P/E enable register 0 | DFLWE0 | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F C452h | FLASH | E2 DataFlash P/E enable register 1 | DFLWE1 | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F C454h | FLASH | FCU RAM enable register | FCURAME | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFB0h | FLASH | Flash status register 0 | FSTATR0 | 8 | 8 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFB1h | FLASH | Flash status register 1 | FSTATR1 | 8 | 8 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFB2h | FLASH | Flash P/E mode entry register | FENTRYR | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFB4h | FLASH | Flash protection register | FPROTR | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFB6h | FLASH | Flash reset register | FRESETR | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFB8h | FLASH | FCU command register | FCMDR | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFC8h | FLASH | FCU processing switching register | FCPSR | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFCAh | FLASH | E2 data flash blank check control register | DFLBCCNT | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFCCh | FLASH | Flash P/E status register | FPESTAT | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFCEh | FLASH | E2 DataFlash blank check status register | DFLBCSTAT | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| 007F FFE8h | FLASH | Peripheral clock notification register | PCKAR | 16 | 16 | 2 to 4 FCLK | 2, 3 ICLK | |
| FEFF FAC0h | FLASH | Unique ID register 0*8 | UIDR0 | 8 | 8 | 1 ICLK | 1 ICLK | Temperature sensor |
| FEFF FAC1h | FLASH | Unique ID register 1*8 | UIDR1 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC2h | FLASH | Unique ID register 2*8 | UIDR2 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC3h | FLASH | Unique ID register 3*8 | UIDR3 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC4h | FLASH | Unique ID register 4*8 | UIDR4 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC5h | FLASH | Unique ID register 5*8 | UIDR5 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC6h | FLASH | Unique ID register 6*8 | UIDR6 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC7h | FLASH | Unique ID register 7*8 | UIDR7 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC8h | FLASH | Unique ID register 8*8 | UIDR8 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAC9h | FLASH | Unique ID register 9*8 | UIDR9 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FACAh | FLASH | Unique ID register 10*8 | UIDR10 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FACBh | FLASH | Unique ID register 11*8 | UIDR11 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FACCh | FLASH | Unique ID register 12*8 | UIDR12 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FACDh | FLASH | Unique ID register 13*8 | UIDR13 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FACEh | FLASH | Unique ID register 14*8 | UIDR14 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FACFh | FLASH | Unique ID register 15*8 | UIDR15 | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAD2h | TEMPS | Temperature sensor calibration data register*8 | TSCDRL | 8 | 8 | 1 ICLK | 1 ICLK | |
| FEFF FAD3h | TEMPS | Temperature sensor calibration data register*8 | TSCDRH | 8 | 8 | 1 ICLK | 1 ICLK | |

- Note 1. When the same output trigger is specified for pulse output groups 2 and 3 by the PPG0.PCR setting, the PPG0.NDRH address is 000881ECh. When different output triggers are specified, the PPG0.NDRH addresses for pulse output groups 2 and 3 are 000881EEh and 000881ECh, respectively.
- Note 2. When the same output trigger is specified for pulse output groups 0 and 1 by the PPG0.PCR setting, the PPG0.NDRL address is 000881EDh. When different output triggers are specified, the PPG0.NDRL addresses for pulse output groups 0 and 1 are 000881EFh and 000881EDh, respectively.
- Note 3. When the same output trigger is specified for pulse output groups 6 and 7 by the PPG1.PCR setting, the PPG1.NDRH address is 000881FCh. When different output triggers are specified, the PPG1.NDRH addresses for pulse output groups 6 and 7 are 000881FEh and 000881FCh, respectively.
- Note 4. When the same output trigger is specified for pulse output groups 4 and 5 by the PPG1.PCR setting, the PPG1.NDRL address is 000881FDh. When different output triggers are specified, the PPG1.NDRL addresses for pulse output groups 4 and 5 are 000881FFh and 000881FDh, respectively.
- Note 5. Odd addresses should not be accessed in 16-bit units. When accessing a register in 16-bit units, access the address of the TMR0 or TMR2 register. Table 27.4 lists register allocation for 16-bit access in the User's manual: Hardware.
- Note 6. When the register is accessed while the USB is operating, a delay may be generated in accessing.
- Note 7. The addresses with odd number cannot be accessed in 16-bit units. 16-bit access to a register should be made to the addresses of the TMOCNTL register. Allocation of registers to be accessed in 16-bit units is described in the Table 36.6, Allocation of Registers to be Accessed in 16-bit Units in the User's manual: Hardware.
- Note 8. These registers are only present in the G version.

5.3.5 Bus Timing

Table 5.16 Bus Timing (packages with 177 to 144 pins)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, ICLK = 8 to 100 MHz, BCLK pin = 8 to 50 MHz, SDCLK pin = 8 to 50MHz, $T_a = T_{opr}$
 Output load conditions: $V_{OH} = VCC \times 0.5$, $V_{OL} = VCC \times 0.5$, $I_{OH} = -1.0 \text{ mA}$, $I_{OL} = 1.0 \text{ mA}$, $C = 30 \text{ pF}$
 High drive output is selected by the drive capacity control register.

| Item | Symbol | Min. | Max. | Unit | Test Conditions |
|---------------------------------|------------|------|------|------|-------------------------------|
| Address delay time | t_{AD} | — | 15 | ns | Figure 5.17 to Figure 5.22 |
| Byte control delay time | t_{BCD} | — | 15 | ns | |
| CS# delay time | t_{CSD} | — | 15 | ns | |
| ALE delay time | t_{ALED} | — | 20 | ns | |
| RD# delay time | t_{RSD} | — | 15 | ns | |
| Read data setup time | t_{RDS} | 15 | — | ns | |
| Read data hold time | t_{RDH} | 0 | — | ns | |
| WR# delay time | t_{WRD} | — | 15 | ns | |
| Write data delay time | t_{WDD} | — | 15 | ns | |
| Write data hold time | t_{WDH} | 0 | — | ns | |
| WAIT# setup time | t_{WTS} | 15 | — | ns | Figure 5.23 |
| WAIT# hold time | t_{WTH} | 0 | — | ns | |
| Address delay time 2 (SDRAM) | t_{AD2} | 1 | 15 | ns | Figure 5.24 to Figure 5.30 |
| CS# delay time 2 (SDRAM) | t_{CSD2} | 1 | 15 | ns | |
| DQM delay time (SDRAM) | t_{DQMD} | 1 | 15 | ns | |
| CKE delay time (SDRAM) | t_{CKED} | 1 | 15 | ns | |
| Read data setup time 2 (SDRAM) | t_{RDS2} | 12 | — | ns | |
| Read data hold time 2 (SDRAM) | t_{RDH2} | 0 | — | ns | |
| Write data delay time 2 (SDRAM) | t_{WDD2} | — | 15 | ns | |
| Write data hold time 2 (SDRAM) | t_{WDH2} | 1 | — | ns | |
| WE# delay time (SDRAM) | t_{WED} | 1 | 15 | ns | |
| RAS# delay time (SDRAM) | t_{RASD} | 1 | 15 | ns | |
| CAS# delay time (SDRAM) | t_{CASD} | 1 | 15 | ns | |




Figure 5.19 External Bus Timing/Normal Read Cycle (Bus Clock Synchronized)

Table 5.22 Timing of On-Chip Peripheral Modules (4)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V

PCLK = 8 to 50 MHz

 $T_a = T_{opr}$

High drive output is selected by the drive capacity control register.

| Item | | Symbol | Min. | Max. | Unit ^{*1} | Test Conditions |
|------------|---------------------------------|------------------------|------|-------|--------------------|----------------------------|
| Simple SPI | SCK clock cycle output (master) | t_{SPcyc} | 4 | 65536 | t_{Pcyc} | Figure 5.42 |
| | SCK clock cycle input (slave) | | 8 | 65536 | | |
| | SCK clock high pulse width | t_{SPCKWH} | 0.4 | 0.6 | t_{SPcyc} | |
| | SCK clock low pulse width | t_{SPCKWL} | 0.4 | 0.6 | t_{SPcyc} | |
| | SCK clock rise/fall time | t_{SPCKr}, t_{SPCKf} | — | 20 | ns | |
| | Data input setup time | t_{SU} | 40 | — | ns | Figure 5.43 to Figure 5.46 |
| | Data input hold time | t_H | 40 | — | ns | |
| | SS input setup time | t_{LEAD} | 1 | — | t_{SPcyc} | |
| | SS input hold time | t_{LAG} | 1 | — | t_{SPcyc} | |
| | Data output delay time | t_{OD} | — | 40 | ns | Figure 5.46 |
| | Data output hold time | t_{OH} | -10 | — | ns | |
| | Data rise/fall time | t_{Dr}, t_{Df} | — | 20 | ns | |
| | SS input rise/fall time | t_{SSLr}, t_{SSLf} | — | 20 | ns | |
| | Slave access time | t_{SA} | — | 5 | t_{Pcyc} | |
| | Slave output release time | t_{REL} | — | 5 | t_{Pcyc} | |

Note 1. t_{Pcyc} : PCLK cycle




Figure 5.40 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.41 A/D Converter External Trigger Input Timing




Figure 5.42 RSPI Clock Timing and Simple SPI Clock Timing




Figure 5.72 Boundary Scan Input/Output Timing




Figure E 144-pin LQFP (PLQP0144KA-A)

| Rev. | Date | Description | |
|------|--------------|-------------------------------|---|
| | | Page | Summary |
| 1.60 | Mar 13. 2013 | Feature | |
| | | 1 | Changed |
| | | 1. Overview | |
| | | 2 to 7 | Table 1.1 Outline of Specifications: changed, note added |
| | | 8 | Table 1.2 Comparison of Functions for Different Packages in the RX63N/RX631 Group, changed |
| | | 9 to 15 | Table 1.3 List of Products, changed |
| | | 16 | Figure 1.1 How to Read the Product Part No., changed |
| | | 17 | Figure 1.2 Block Diagram, changed |
| | | 24 to 32 | Figure 1.3 to Figure 1.11 Pin Assignment: note, added |
| | | 53 to 57 | Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA), added |
| | | 62 to 64 | Table 1.11 List of Pins and Pin Functions (64-Pin LQFP), added |
| | | 65, 66 | Table 1.12 List of Pins and Pin Functions (48-Pin LQFP), added |
| | | 3. Address Space | |
| | | 71 | Figure 3.1 Memory Map in Each Operating Mode, changed |
| | | 4. I/O Registers | |
| | | 75 to 120 | Table 4.1 List of I/O Registers (Address Order), changed |
| | | 5. Electrical Characteristics | |
| | | All | Characteristics and timing conditions in the tables, changed |
| | | 124, 125 | Table 5.4 DC Characteristics (3), changed |
| | | 126 | Table 5.5 DC Characteristics (4), changed |
| | | 127 | 5.3 AC Characteristics, changed |
| | | 130, 131 | Table 5.11, Clock Timing (Except for Sub-Clock Related): Condition and the table, changed, note, added |
| | | 132 | Table 5.12 Clock Timing (Sub-Clock Related): Condition and the table, changed, note, added |
| | | 176 | Table 5.33 Battery Backup Function Characteristics: Condition, changed |
| | | Appendix 1.Package Dimensions | |
| | | 189 | Figure H 64-pin LQFP (PLQP0064KB-A), added |
| | | 190 | Figure I 48-pin LQFP (PLQP0048KB-A), added |
| 1.70 | Oct 08. 2013 | Features | |
| | | 1 | changed |
| | | 1. Overview | |
| | | 2 to 7 | Table 1.1 Outline of Specifications, General I/O ports, Packages, changed, Parallel data capture unit (PDC), added. |
| | | 8 | Table 1.2 Comparison of Functions for Different Packages in the RX63N/RX631 Group, 64-pin LQFP, changed, 64-pin TFLGA, Parallel data capture unit (PDC), added. |
| | | 9 to 16 | Table 1.3 List of Products, changed. |
| | | 17 | Figure 1.1 How to Read the Product Part No., changed |
| | | 18 | Figure 1.2 Block Diagram, changed |
| | | 19 to 24 | Table 1.4 Pin Functions,changed, Parallel data capture unit (PDC), added |
| | | 32 | Figure 1.10 Pin Assignment (64-Pin TFLGA), added |
| | | 35 to 40 | Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA), changed |
| | | 41 to 45 | Table 1.6 List of Pin and Pin Functions (176-Pin LQFP), changed |
| | | 46 to 50 | Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA), changed |
| | | 51 to 55 | Table 1.8 List of Pins and Pin Functions (144-Pin LQFP), changed |
| | | 65 to 66 | Table 1.11 List of Pins and Pin Functions (64-Pin TFLGA), added |
| | | 3. Address Space | |
| | | 76 | Figure 3.1 Memory Map in Each Operating Mode, changed |
| | | 4. I/O Registers | |
| | | 79 | (4) Restrictions in Relation to RMPA and String-Manipulation Instructions, added |