




Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                                                             |
| Core Processor             | RX                                                                                                                                                                              |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 100MHz                                                                                                                                                                          |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, SPI, USB                                                                                                                        |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 133                                                                                                                                                                             |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                                                |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 32K x 8                                                                                                                                                                         |
| RAM Size                   | 128K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 8x10b, 21x12b; D/A 2x10b                                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 177-TFLGA                                                                                                                                                                       |
| Supplier Device Package    | 177-TFLGA (8x8)                                                                                                                                                                 |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56318ddlc-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56318ddlc-u0</a> |

**Table 1.1 Outline of Specifications (2/6)**

| Classification         | Module/Function                  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|------------------------|----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Low power consumption  | Low power consumption facilities | <ul style="list-style-type: none"> <li>• Module stop function</li> <li>• Four low power consumption modes<br/>Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode</li> <li>• Battery backup function</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                             |
| Interrupt              | Interrupt controller (ICUb)      | <ul style="list-style-type: none"> <li>• Peripheral function interrupts: 187 sources</li> <li>• External interrupts: 16 (pins IRQ0 to IRQ15)</li> <li>• Software interrupts: One source</li> <li>• Non-maskable interrupts: 6 sources</li> <li>• Sixteen levels specifiable for the order of priority</li> </ul>                                                                                                                                                                                                                                                                                                                                      |
| External bus extension |                                  | <ul style="list-style-type: none"> <li>• The external address space can be divided into nine areas (CS0 to CS7, SDCS), each with independent control of access settings.<br/>Capacity of each area: 16 Mbytes (CS0 to CS7), 128 Mbytes (SDCS)<br/>A chip-select signal (CS0# to CS7#, SDCS#) can be output for each area.<br/>Each area is specifiable as an 8-, 16-, or 32-bit bus space.<br/>The data arrangement in each area is selectable as little or big endian (only for data).</li> <li>• SDRAM interface connectable</li> <li>• Bus format: Separate bus, multiplex bus</li> <li>• Wait control</li> <li>• Write buffer facility</li> </ul> |
| DMA                    | DMA controller (DMAC)            | <ul style="list-style-type: none"> <li>• 4 channels</li> <li>• Three transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>• Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions</li> </ul>                                                                                                                                                                                                                                                                                                                                                                           |
|                        | EXDMA controller (EXDMACa)       | <ul style="list-style-type: none"> <li>• 2 channels</li> <li>• Four transfer modes: Normal transfer, repeat transfer, block transfer, and cluster transfer</li> <li>• Single-address transfer enabled with the EDAKn signal</li> <li>• Capable of direct data transfer to TFT LCD panels</li> <li>• Activation sources: Software trigger, external DMA requests (EDREQn), and interrupt requests from peripheral functions</li> </ul>                                                                                                                                                                                                                 |
|                        | Data transfer controller (DTCa)  | <ul style="list-style-type: none"> <li>• Three transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>• Activation sources: External interrupts and interrupt requests from peripheral functions</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                    |

**Table 1.1 Outline of Specifications (4/6)**

| Classification | Module/Function                           | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|----------------|-------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Timers         | 16-bit timer pulse unit (TPUa)            | <ul style="list-style-type: none"> <li>• (16 bits x 6 channels) x 2 unit</li> <li>• Maximum of 16 pulse-input/output possible</li> <li>• Select from among seven or eight counter-input clock signals for each channel</li> <li>• Input capture/output compare function</li> <li>• Output of PWM waveforms in up to 15 phases in PWM mode</li> <li>• Buffered operation and phase-counting mode (two phase encoder input) depending on the channel</li> <li>• Support for cascade-connected operation (32 bits x 2 channels)</li> <li>• PPG output trigger can be generated</li> <li>• Capable of generating conversion start triggers for the A/D converters</li> <li>• Signals from the input capture pins are input via a digital filter</li> <li>• Clock frequency measuring method</li> </ul>                                                                                                                              |
|                | Multi-function timer pulse unit 2 (MTU2a) | <ul style="list-style-type: none"> <li>• (16 bits x 6 channels) x 1 unit</li> <li>• Time bases for the 6 x 16-bit timer channels can be provided via up to sixteen pulse-input/output lines and three pulse-input lines</li> <li>• Select from among eight counter-input clock signals for each channel (PCLK/1, PCLK/4, PCLK/16, PCLK/64, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available.</li> <li>• Input capture function</li> <li>• 21 output compare/input capture registers</li> <li>• Complementary PWM output mode</li> <li>• Reset synchronous PWM mode</li> <li>• Phase-counting mode</li> <li>• Generation of triggers for A/D converter conversion</li> <li>• Digital filter</li> <li>• Signals from the input capture pins are input via a digital filter</li> <li>• PPG output trigger can be generated</li> <li>• Clock frequency measuring function</li> </ul> |
|                | Frequency measuring method (MCK)          | The MTU or unit 0 TPU module can be used to monitor the main clock, subclock, HOCO clock, LOCO clock, and PLL clock for abnormal frequencies.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|                | Port output enable 2 (POE2a)              | Controls the high-impedance state of the MTU's waveform output pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|                | Programmable pulse generator (PPG)        | <ul style="list-style-type: none"> <li>• (4 bits x 4 groups) x 2 units</li> <li>• Pulse output with the MTU2 or TPU output as a trigger</li> <li>• Maximum of 32 pulse-output possible</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|                | 8-bit timers (TMR)                        | <ul style="list-style-type: none"> <li>• (8 bits x 2 channels) x 2 units</li> <li>• Select from among seven internal clock signals (PCLK/1, PCLK/2, PCLK/8, PCLK/32, PCLK/64, PCLK/1024, PCLK/8192) and one external clock signal</li> <li>• Capable of output of pulse trains with desired duty cycles or of PWM signals</li> <li>• The 2 channels of each unit can be cascaded to create a 16-bit timer</li> <li>• Generation of triggers for A/D converter conversion</li> <li>• Capable of generating baud-rate clocks for SCI5, SCI6, and SCI12</li> </ul>                                                                                                                                                                                                                                                                                                                                                                 |
|                | Compare match timer (CMT)                 | <ul style="list-style-type: none"> <li>• (16 bits x 2 channels) x 2 units</li> <li>• Select from among four internal clock signals (PCLK/8, PCLK/32, PCLK/128, PCLK/512)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|                | Realtime clock (RTCa)                     | <ul style="list-style-type: none"> <li>• Clock sources: Main clock, subclock</li> <li>• Clock and calendar functions</li> <li>• Interrupt sources: Alarm interrupt, periodic interrupt, and carry interrupt</li> <li>• Battery backup operation</li> <li>• Time-capture facility for three values</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|                | Watchdog timer (WDTa)                     | <ul style="list-style-type: none"> <li>• 14 bits x 1 channel</li> <li>• Select from among 6 counter-input clock signals (PCLK/4, PCLK/64, PCLK/128, PCLK/512, PCLK/2048, PCLK/8192)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|                | Independent watchdog timer (IWDTa)        | <ul style="list-style-type: none"> <li>• 14 bits x 1 channel</li> <li>• Counter-input clock: IWDt-dedicated on-chip oscillator</li> <li>• Dedicated clock/1, dedicated clock/16, dedicated clock/32, dedicated clock/64, dedicated clock/128, dedicated clock/256</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |

**Table 1.1 Outline of Specifications (6/6)**

| Classification                | Module/Function                  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------------------------|----------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Communication function        | Parallel data capture unit (PDC) | <ul style="list-style-type: none"> <li>1 channel</li> <li>Communicates with an image sensor or other external I/Os and transfer parallel data such as an image output from those devices to internal RAM or external address spaces (CS space and SDRAM space) through DTC or DMAC.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 12-bit A/D converter (S12ADa) |                                  | <ul style="list-style-type: none"> <li>1 unit (1 unit x 21 channels)</li> <li>12-bit resolution</li> <li>Conversion time: 1.0 <math>\mu</math>s per channel (in operation with PCLK at 50 MHz)</li> <li>Operating mode               <ul style="list-style-type: none"> <li>Scan mode (single scan mode or continuous scan mode)</li> </ul> </li> <li>Sample-and-hold function</li> <li>Reference voltage generation</li> <li>Three ways to start A/D conversion               <ul style="list-style-type: none"> <li>Conversion can be started by software, a conversion start trigger from a timer (MTU, TPU, or TMR), or an external trigger signal.</li> </ul> </li> <li>A/D conversion of the temperature sensor output</li> </ul> |
| 10-bit A/D converter (ADb)    |                                  | <ul style="list-style-type: none"> <li>1 unit (1 unit x 8 channels)</li> <li>10-bit resolution</li> <li>Conversion time: 1.0 <math>\mu</math>s per channel (in operation with PCLK at 50 MHz)</li> <li>Operating mode               <ul style="list-style-type: none"> <li>Scan mode (single scan mode or continuous scan mode)</li> <li>External amplifier connection mode</li> </ul> </li> <li>Sample-and-hold function</li> <li>Three ways to start A/D conversion               <ul style="list-style-type: none"> <li>Conversion can be started by software, a conversion start trigger from a timer (MTU, TPU, or TMR), or an external trigger signal.</li> </ul> </li> </ul>                                                     |
| D/A converter (DAa)           |                                  | <ul style="list-style-type: none"> <li>2 channels</li> <li>10-bit resolution</li> <li>Output voltage: 0 V to VREFH</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Temperature sensor            |                                  | <ul style="list-style-type: none"> <li>1 channel</li> <li>Precision: <math>\pm 1^{\circ}\text{C}</math></li> <li>The voltage of the temperature is converted into a digital value by the 12-bit A/D converter.</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| CRC calculator (CRC)          |                                  | <ul style="list-style-type: none"> <li>CRC code generation for arbitrary amounts of data in 8-bit units</li> <li>Select any of three generating polynomials:               <ul style="list-style-type: none"> <li><math>X^8 + X^2 + X + 1</math>, <math>X^{16} + X^{15} + X^2 + 1</math>, or <math>X^{16} + X^{12} + X^5 + 1</math>.</li> </ul> </li> <li>Generation of CRC codes for use with LSB-first or MSB-first communications is selectable</li> </ul>                                                                                                                                                                                                                                                                           |
| Unique ID                     |                                  | A 16-byte device-specific ID (only for the G version)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Data encryption unit (DEU)*1  |                                  | <ul style="list-style-type: none"> <li>AES encryption and decryption functions</li> <li>128/192/256-bit key length</li> <li>ECB/CBC mode</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| Operating frequency           |                                  | Up to 100 MHz                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| Power supply voltage          |                                  | VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,<br>V <sub>BATT</sub> = 2.0 V to 3.6 V (for products with 100 or more pins),<br>V <sub>BATT</sub> = 2.3 V to 3.6 V (for the 64-pin product)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Operating temperature         |                                  | D version: -40 to +85°C,<br>G version: -40 to +105°C*2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| Package                       |                                  | 177-pin TFLGA (PTLG0177KA-A)<br>176-pin LFBGA (PLBG0176GA-A)<br>176-pin LQFP (PLQP0176KB-A)<br>145-pin TFLGA (PTLG0145KA-A)<br>144-pin LQFP (PLQP0144KA-A)<br>100-pin TFLGA (PTLG0100JA-A) (in the planning stage)<br>100-pin LQFP (PLQP0100KB-A)<br>64-pin TFLGA (PTLG0064JA-A)<br>64-pin LQFP (PLQP0064KB-A)<br>48-pin LQFP (PLQP0048KB-A)                                                                                                                                                                                                                                                                                                                                                                                            |
| On-chip debugging system      |                                  | <ul style="list-style-type: none"> <li>E1 emulator (JTAG and FINE interfaces)</li> <li>E20 emulator (JTAG interface)</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

Note 1. Please contact our sales office for more information.

Note 2. Please contact us if you are using a G version.

## 1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no.

**Table 1.3 List of Products (1/8)**

| Group                | Part No.     | Package        | ROM Capacity | RAM Capacity | E2 Data Flash | Operating Frequency (Max.) | Operating Temp. Range |
|----------------------|--------------|----------------|--------------|--------------|---------------|----------------------------|-----------------------|
| RX63N<br>(D version) | R5F563NECDLC | PTLG0177KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDLC | PTLG0177KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDLC | PTLG0177KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDL  | PTLG0177KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDLC | PTLG0177KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDL  | PTLG0177KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDLC | PTLG0177KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDLC | PTLG0177KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDBG | PLBG0176GA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDBG | PLBG0176GA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDBG | PLBG0176GA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDBG | PLBG0176GA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDBG | PLBG0176GA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDBG | PLBG0176GA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDBG | PLBG0176GA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDBG | PLBG0176GA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFHDFC | PLQP0176KB-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFDDFC | PLQP0176KB-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKHDFC | PLQP0176KB-A*1 | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKDDFC | PLQP0176KB-A   | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDFC | PLQP0176KB-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDFC | PLQP0176KB-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJHDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJDDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGHDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGDDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDFC | PLQP0176KB-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDFC | PLQP0176KB-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NYHDFC | PLQP0176KB-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NYDDFC | PLQP0176KB-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWHDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWDDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWGDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWCDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDFC | PLQP0176KB-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDFC | PLQP0176KB-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDFC | PLQP0176KB-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDFC | PLQP0176KB-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDLK | PTLG0145KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDLK | PTLG0145KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDLK | PTLG0145KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |

**Table 1.3 List of Products (5/8)**

| Group                | Part No.     | Package        | ROM Capacity | RAM Capacity | E2 Data Flash | Operating Frequency (Max.) | Operating Temp. Range |
|----------------------|--------------|----------------|--------------|--------------|---------------|----------------------------|-----------------------|
| RX631<br>(D version) | R5F5631ADDFC | PLQP0176KB-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56318CDFC | PLQP0176KB-A   | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56318DDFC | PLQP0176KB-A   | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56317CDFC | PLQP0176KB-A   | 384 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56317DDFC | PLQP0176KB-A   | 384 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56316CDFC | PLQP0176KB-A   | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56316DDFC | PLQP0176KB-A   | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631ECDLK | PTLG0145KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631EDDLK | PTLG0145KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631DCDLK | PTLG0145KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631DDDLK | PTLG0145KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631BCDLK | PTLG0145KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631BDDLK | PTLG0145KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631ACDLK | PTLG0145KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631ADDLK | PTLG0145KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56318CDLK | PTLG0145KA-A   | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56318DDLK | PTLG0145KA-A   | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56317CDLK | PTLG0145KA-A   | 384 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56317DDLK | PTLG0145KA-A   | 384 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56316CDLK | PTLG0145KA-A   | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56316DDLK | PTLG0145KA-A   | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631FHDFB | PLQP0144KA-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631FDDFB | PLQP0144KA-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631KHDFB | PLQP0144KA-A*1 | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631KDDFB | PLQP0144KA-A   | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631ECDFB | PLQP0144KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631EDDFB | PLQP0144KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631JHDFB | PLQP0144KA-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631JDDFB | PLQP0144KA-A   | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631GHDFB | PLQP0144KA-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631GDDFB | PLQP0144KA-A   | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631DCDFB | PLQP0144KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631DDDFB | PLQP0144KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631YHDFB | PLQP0144KA-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631YDDFB | PLQP0144KA-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631WHDFB | PLQP0144KA-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631WDDFB | PLQP0144KA-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631BCDFB | PLQP0144KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631BDDFB | PLQP0144KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631ACDFB | PLQP0144KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F5631ADDFB | PLQP0144KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56318CDFB | PLQP0144KA-A   | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56318DDFB | PLQP0144KA-A   | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56316CDFB | PLQP0144KA-A   | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F56316DDFB | PLQP0144KA-A   | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |

**Table 1.3 List of Products (8/8)**

| Group                      | Part No.     | Package      | ROM Capacity | RAM Capacity | E2 Data Flash | Operating Frequency (Max.) | Operating Temp. Range |
|----------------------------|--------------|--------------|--------------|--------------|---------------|----------------------------|-----------------------|
| RX631<br>(G version)<br>*2 | R5F5631GDGFB | PLQP0144KA-A | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631DDGFB | PLQP0144KA-A | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631YDGFB | PLQP0144KA-A | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631WDGFB | PLQP0144KA-A | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631BDGFB | PLQP0144KA-A | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631ADGFB | PLQP0144KA-A | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56318SGFB | PLQP0144KA-A | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56318DGFB | PLQP0144KA-A | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56317SGFB | PLQP0144KA-A | 384 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56317DGFB | PLQP0144KA-A | 384 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56316SGFB | PLQP0144KA-A | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56316DGFB | PLQP0144KA-A | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631FDGFP | PLQP0100KB-A | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631KDGFP | PLQP0100KB-A | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631EDGFP | PLQP0100KB-A | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631JDGFP | PLQP0100KB-A | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631GDGFP | PLQP0100KB-A | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631DDGFP | PLQP0100KB-A | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631YDGFP | PLQP0100KB-A | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631WDGFP | PLQP0100KB-A | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631BDGFP | PLQP0100KB-A | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631ADGFP | PLQP0100KB-A | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56318DGFP | PLQP0100KB-A | 512 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56317DGFP | PLQP0100KB-A | 384 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F56316DGFP | PLQP0100KB-A | 256 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631PDGFM | PLQP0064KB-A | 512 Kbytes   | 64 Kbytes    | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631NDGFM | PLQP0064KB-A | 384 Kbytes   | 64 Kbytes    | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631MDGFM | PLQP0064KB-A | 256 Kbytes   | 64 Kbytes    | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631PDGFL | PLQP0048KB-A | 512 Kbytes   | 64 Kbytes    | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631NDGFL | PLQP0048KB-A | 384 Kbytes   | 64 Kbytes    | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |
|                            | R5F5631MDGFL | PLQP0048KB-A | 256 Kbytes   | 64 Kbytes    | 32 Kbytes     | 100 MHz                    | -40 to +105°C         |

Note 1. In the planning stage

Note 2. The specifications of the temperature sensor calibration and unique ID for G-version products differ from those for other products. For details, see section 45.2.2, Temperature Sensor Calibration Data Registers (TSCDRH, TSCDRL), section 45.3, Using the Temperature Sensor, and section 47.2.22, Unique ID Registers n (UIDRn) (n = 0 to 15) in the User's manual: Hardware.

Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA) (3/5)

| Pin No.<br>145-pin<br>TFLGA | Power Supply<br>Clock<br>System Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timers<br>(MTU, TPU, TMR, PPG,<br>RTC, POE)          | Communications<br>(ETHERC, SC1c, SC1d,<br>RSPI, RIIC, CAN, IEB,<br>USB, and PDC) | Interrupt | S12AD<br>AD<br>DA |
|-----------------------------|-----------------------------------------|----------|-------------------------|------------------------------------------------------|----------------------------------------------------------------------------------|-----------|-------------------|
| H12                         |                                         | PB0      | A8                      | MTIOC5W/TIOCA3/PO24                                  | RXD4/RXD6/SMISO4/<br>SMISO6/SSCL4/SSCL6/<br>RSPCKA/T_ERXD1/<br>RMII_RXD1         | IRQ12     |                   |
| H13                         |                                         | PA7      | A7                      | TIOCB2/PO23                                          | MISOA/ET_WOL                                                                     |           |                   |
| J1                          | TRST#                                   | P34      |                         | MTIOC0A/TMC13/PO12/<br>POE2#                         | SCK6/SCK0/<br>USB0_DPRPD                                                         | IRQ4      |                   |
| J2                          |                                         | P33      |                         | MTIOC0D/TIOCD0/<br>TMR13/PO11/POE3#                  | RXD6/RXD0/SMISO6/<br>SMISO0/SSCL6/SSCL0/<br>CRX0/PCKO                            | IRQ3-DS   |                   |
| J3                          |                                         | P32      |                         | MTIOC0C/TIOCC0/<br>TMO3/PO10/RTICOUT/<br>RTIC12      | TXD6/TXD0/SMOSI6/<br>SMOSI0/SSDA6/SSDA0/<br>CTX0/USB0_VBUSEN/<br>VSYNC           | IRQ2-DS   |                   |
| J4                          | TDI                                     | P30      |                         | MTIOC4B/TMR13/PO8/<br>RTIC10/POE8#                   | RXD1/SMISO1/SSCL1/<br>MISOB/USB0_DRPD                                            | IRQ0-DS   |                   |
| J10                         |                                         | PB3      | A11                     | MTIOC0A/MTIOC4A/<br>TIOCD3/TCLKD/TMO0/<br>PO27/POE3# | SCK4/SCK6/ET_RX_ER/<br>RMII_RX_ER                                                |           |                   |
| J11                         |                                         | PB4      | A12                     | TIOCA4/PO28                                          | CTS9#/RTS9#/SS9#/<br>ET_TX_EN/RMII_TXD_EN                                        |           |                   |
| J12                         |                                         | PB2      | A10                     | TIOCC3/TCLKC/PO26                                    | CTS4#/RTS4#/CTS6#/<br>RTS6#/SS4#/SS6#/<br>ET_RX_CLK/REF50CK                      |           |                   |
| J13                         |                                         | PB1      | A9                      | MTIOC0C/MTIOC4C/<br>TIOCB3/TMC10/PO25                | TXD4/TXD6/SMOSI4/<br>SMOSI6/SSDA4/SSDA6/<br>ET_ERXD0/RMII_RXD0                   | IRQ4-DS   |                   |
| K1                          | TCK/FINEC                               | P27      | CS7#                    | MTIOC2B/TMC13/PO7                                    | SCK1/RSPCKB                                                                      |           |                   |
| K2                          | TDO                                     | P26      | CS6#                    | MTIOC2A/TMO1/PO6                                     | TXD1/CTS3#/RTS3#/<br>SMOSI1/SS3#/SSDA1/<br>MOSIB                                 |           |                   |
| K3                          | TMS                                     | P31      |                         | MTIOC4D/TMC12/PO9/<br>RTIC11                         | CTS1#/RTS1#/SS1#/<br>SSLB0/USB0_DPUPE                                            | IRQ1-DS   |                   |
| K4                          |                                         | P15      |                         | MTIOC0B/MTCLKB/<br>TIOCB2/TCLKB/TMC12/<br>PO13       | RXD1/SCK3/SMISO1/<br>SSCL1/CRX1-DS/PIXD0                                         | IRQ5      |                   |
| K5                          | TRDATA2                                 | P54      | ALE/EDACK0              | MTIOC4B/TMC11                                        | CTS2#/RTS2#/SS2#/<br>CTX1/ET_LINKSTA                                             |           |                   |
| K6                          |                                         | P53*1    | BCLK                    |                                                      |                                                                                  |           |                   |
| K7                          |                                         | P51      | WR1#/BC1#/<br>WAIT#     |                                                      | SCK2/SSLB2                                                                       |           |                   |
| K8                          | VCC                                     |          |                         |                                                      |                                                                                  |           |                   |
| K9                          | TRDATA0                                 | P80      | EDREQ0                  | MTIOC3B/PO26                                         | SCK10/ET_TX_EN/<br>RMII_TXD_EN                                                   |           |                   |
| K10                         |                                         | P76      | CS6#                    | PO22                                                 | RXD11/SMISO11/SSCL11/<br>ET_RX_CLK/REF50CK                                       |           |                   |
| K11                         |                                         | PB7      | A15                     | MTIOC3B/TIOCB5/<br>PO31                              | TXD9/SMOSI9/SSDA9/<br>ET_CRS/RMII_CRS_DV                                         |           |                   |
| K12                         |                                         | PB6      | A14                     | MTIOC3D/TIOCA5/<br>PO30                              | RXD9/SMISO9/SSCL9/<br>ET_ETXD1/RMII_TXD1                                         |           |                   |
| K13                         |                                         | PB5      | A13                     | MTIOC2A/MTIOC1B/<br>TIOCB4/TMR11/PO29/<br>POE1#      | SCK9/ET_ETXD0/<br>RMII_TXD0                                                      |           |                   |
| L1                          |                                         | P25      | CS5#/EDACK1             | MTIOC4C/MTCLKB/<br>TIOCA4/PO5                        | RXD3/SMISO3/SSCL3/<br>USB0_DPRPD/HSYNC                                           |           | ADTRG0#           |
| L2                          |                                         | P23      | EDACK0                  | MTIOC3D/MTCLKD/<br>TIOCD3/PO3                        | TXD3/CTS0#/RTS0#/<br>SMOSI3/SS0#/SSDA3/<br>USB0_DPUPE/PIXD7                      |           |                   |

**Table 1.8 List of Pins and Pin Functions (144-Pin LQFP) (5/5)**

| Pin No.<br>144-pin<br>LQFP | Power Supply<br>Clock<br>System Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timers<br>(MTU, TPU, TMR, PPG,<br>RTC, POE) | Communications<br>(ETHERC, SC1c, SC1d,<br>RSPI, RIIC, CAN, IEB,<br>USB, and PDC) | Interrupt | S12AD<br>AD<br>DA |
|----------------------------|-----------------------------------------|----------|-------------------------|---------------------------------------------|----------------------------------------------------------------------------------|-----------|-------------------|
| 125                        |                                         | PD1      | D1[A1/D1]               | MTIOC4B/TIOCB7/<br>TCLKG                    | MOSIC/CTX0                                                                       | IRQ1      | AN009             |
| 126                        |                                         | PD0      | D0[A0/D0]               | TIOCA7                                      |                                                                                  | IRQ0      | AN008             |
| 127                        |                                         | P93      | A19                     |                                             | CTS7#/RTS7#/SS7#                                                                 |           | AN017             |
| 128                        |                                         | P92      | A18                     |                                             | RXD7/SMISO7/SSCL7                                                                |           | AN016             |
| 129                        |                                         | P91      | A17                     |                                             | SCK7                                                                             |           | AN015             |
| 130                        | VSS                                     |          |                         |                                             |                                                                                  |           |                   |
| 131                        |                                         | P90      | A16                     |                                             | TXD7/SMOSI7/SSDA7                                                                |           | AN014             |
| 132                        | VCC                                     |          |                         |                                             |                                                                                  |           |                   |
| 133                        |                                         | P47      |                         |                                             |                                                                                  | IRQ15-DS  | AN007             |
| 134                        |                                         | P46      |                         |                                             |                                                                                  | IRQ14-DS  | AN006             |
| 135                        |                                         | P45      |                         |                                             |                                                                                  | IRQ13-DS  | AN005             |
| 136                        |                                         | P44      |                         |                                             |                                                                                  | IRQ12-DS  | AN004             |
| 137                        |                                         | P43      |                         |                                             |                                                                                  | IRQ11-DS  | AN003             |
| 138                        |                                         | P42      |                         |                                             |                                                                                  | IRQ10-DS  | AN002             |
| 139                        |                                         | P41      |                         |                                             |                                                                                  | IRQ9-DS   | AN001             |
| 140                        | VREFL0                                  |          |                         |                                             |                                                                                  |           |                   |
| 141                        |                                         | P40      |                         |                                             |                                                                                  | IRQ8-DS   | AN000             |
| 142                        | VREFH0                                  |          |                         |                                             |                                                                                  |           |                   |
| 143                        | AVCC0                                   |          |                         |                                             |                                                                                  |           |                   |
| 144                        |                                         | P07      |                         |                                             |                                                                                  | IRQ15     | ADTRG0#           |

Note 1. The BCLK function is multiplexed with the I/O port function for pin P53, so the port function is not available if the external bus is enabled.

Note 2. Enabled only for the ROM capacity: 2 Mbytes/1.5 Mbytes

**Table 4.1 List of I/O Registers (Address Order) (4/50)**

| Address    | Module Symbol | Register Name                                    | Register Symbol | Number of Bits | Access Size | Number of Access States |           | Related Function |
|------------|---------------|--------------------------------------------------|-----------------|----------------|-------------|-------------------------|-----------|------------------|
|            |               |                                                  |                 |                |             | ICLK≥PCLK               | ICLK<PCLK |                  |
| 0008 3072h | BSC           | CS7 mode register                                | CS7MOD          | 16             | 16          | 1, 2 BCLK               |           | Buses            |
| 0008 3074h | BSC           | CS7 wait control register 1                      | CS7WCR1         | 32             | 32          | 1, 2 BCLK               |           |                  |
| 0008 3078h | BSC           | CS7 wait control register 2                      | CS7WCR2         | 32             | 32          | 1, 2 BCLK               |           |                  |
| 0008 3802h | BSC           | CS0 control register                             | CS0CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 380Ah | BSC           | CS0 recovery cycle register                      | CS0REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3812h | BSC           | CS1 control register                             | CS1CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 381Ah | BSC           | CS1 recovery cycle register                      | CS1REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3822h | BSC           | CS2 control register                             | CS2CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 382Ah | BSC           | CS2 recovery cycle register                      | CS2REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3832h | BSC           | CS3 control register                             | CS3CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 383Ah | BSC           | CS3 recovery cycle register                      | CS3REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3842h | BSC           | CS4 control register                             | CS4CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 384Ah | BSC           | CS4 recovery cycle register                      | CS4REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3852h | BSC           | CS5 control register                             | CS5CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 385Ah | BSC           | CS5 recovery cycle register                      | CS5REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3862h | BSC           | CS6 control register                             | CS6CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 386Ah | BSC           | CS6 recovery cycle register                      | CS6REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3872h | BSC           | CS7 control register                             | CS7CR           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 387Ah | BSC           | CS7 recovery cycle register                      | CS7REC          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3880h | BSC           | CS recovery cycle insertion enable register      | CSRECEN         | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3C00h | BSC           | SDC control register                             | SDCCR           | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 3C01h | BSC           | SDC mode register                                | SDCMOD          | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 3C02h | BSC           | SDRAM access mode register                       | SDAMOD          | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 3C10h | BSC           | SDRAM self-refresh control register              | SDSELF          | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 3C14h | BSC           | SDRAM refresh control register                   | SDRFCR          | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3C16h | BSC           | SDRAM auto-refresh control register              | SDRFEN          | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 3C20h | BSC           | SDRAM initialization sequence control register   | SDICR           | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 3C24h | BSC           | SDRAM initialization register                    | SDIR            | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3C40h | BSC           | SDRAM address register                           | SDADR           | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 3C44h | BSC           | SDRAM timing register                            | SDTR            | 32             | 32          | 1, 2 BCLK               |           |                  |
| 0008 3C48h | BSC           | SDRAM mode register                              | SDMOD           | 16             | 16          | 1, 2 BCLK               |           |                  |
| 0008 3C50h | BSC           | SDRAM status register                            | SDSR            | 8              | 8           | 1, 2 BCLK               |           |                  |
| 0008 6400h | MPU           | Region-0 start page number register              | RSPAGE0         | 32             | 32          | 1 ICLK                  |           | MPU              |
| 0008 6404h | MPU           | Region-0 end page number register                | REPAGE0         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6408h | MPU           | Region-1 start page number register              | RSPAGE1         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 640Ch | MPU           | Region-1 end page number register                | REPAGE1         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6410h | MPU           | Region-2 start page number register              | RSPAGE2         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6414h | MPU           | Region-2 end page number register                | REPAGE2         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6418h | MPU           | Region-3 start page number register              | RSPAGE3         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 641Ch | MPU           | Region-3 end page number register                | REPAGE3         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6420h | MPU           | Region-4 start page number register              | RSPAGE4         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6424h | MPU           | Region-4 end page number register                | REPAGE4         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6428h | MPU           | Region-5 start page number register              | RSPAGE5         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 642Ch | MPU           | Region-5 end page number register                | REPAGE5         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6430h | MPU           | Region-6 start page number register              | RSPAGE6         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6434h | MPU           | Region-6 end page number register                | REPAGE6         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6438h | MPU           | Region-7 start page number register              | RSPAGE7         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 643Ch | MPU           | Region-7 end page number register                | REPAGE7         | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6500h | MPU           | Memory-protection enable register                | MPEN            | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6504h | MPU           | Background access control register               | MPBAC           | 32             | 32          | 1 ICLK                  |           |                  |
| 0008 6508h | MPU           | Memory-protection error status-clearing register | MPECLR          | 32             | 32          | 1 ICLK                  |           |                  |

**Table 4.1 List of I/O Registers (Address Order) (10/50)**

| Address    | Module Symbol | Register Name                      | Register Symbol | Number of Bits | Access Size | Number of Access States |           | Related Function |
|------------|---------------|------------------------------------|-----------------|----------------|-------------|-------------------------|-----------|------------------|
|            |               |                                    |                 |                |             | ICLK≥PCLK               | ICLK<PCLK |                  |
| 0008 719Ch | ICU           | DTC activation enable register 156 | DTCER156        | 8              | 8           | 2                       | ICLK      | ICUb             |
| 0008 719Dh | ICU           | DTC activation enable register 157 | DTCER157        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 719Eh | ICU           | DTC activation enable register 158 | DTCER158        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 719Fh | ICU           | DTC activation enable register 159 | DTCER159        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71A0h | ICU           | DTC activation enable register 160 | DTCER160        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71A1h | ICU           | DTC activation enable register 161 | DTCER161        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71A2h | ICU           | DTC activation enable register 162 | DTCER162        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71A3h | ICU           | DTC activation enable register 163 | DTCER163        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71A4h | ICU           | DTC activation enable register 164 | DTCER164        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71A5h | ICU           | DTC activation enable register 165 | DTCER165        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71AAh | ICU           | DTC activation enable register 170 | DTCER170        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71ABh | ICU           | DTC activation enable register 171 | DTCER171        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71ADh | ICU           | DTC activation enable register 173 | DTCER173        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71AEh | ICU           | DTC activation enable register 174 | DTCER174        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71B0h | ICU           | DTC activation enable register 176 | DTCER176        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71B1h | ICU           | DTC activation enable register 177 | DTCER177        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71B3h | ICU           | DTC activation enable register 179 | DTCER179        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71B4h | ICU           | DTC activation enable register 180 | DTCER180        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71B7h | ICU           | DTC activation enable register 183 | DTCER183        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71B8h | ICU           | DTC activation enable register 184 | DTCER184        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71BBh | ICU           | DTC activation enable register 187 | DTCER187        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71BCh | ICU           | DTC activation enable register 188 | DTCER188        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71BFh | ICU           | DTC activation enable register 191 | DTCER191        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71C0h | ICU           | DTC activation enable register 192 | DTCER192        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71C3h | ICU           | DTC activation enable register 195 | DTCER195        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71C4h | ICU           | DTC activation enable register 196 | DTCER196        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71C6h | ICU           | DTC activation enable register 198 | DTCER198        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71C7h | ICU           | DTC activation enable register 199 | DTCER199        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71C8h | ICU           | DTC activation enable register 200 | DTCER200        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71C9h | ICU           | DTC activation enable register 201 | DTCER201        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71CAh | ICU           | DTC activation enable register 202 | DTCER202        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71CBh | ICU           | DTC activation enable register 203 | DTCER203        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71CEh | ICU           | DTC activation enable register 206 | DTCER206        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71CFh | ICU           | DTC activation enable register 207 | DTCER207        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71D0h | ICU           | DTC activation enable register 208 | DTCER208        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71D6h | ICU           | DTC activation enable register 214 | DTCER214        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71D7h | ICU           | DTC activation enable register 215 | DTCER215        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71D9h | ICU           | DTC activation enable register 217 | DTCER217        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71DAh | ICU           | DTC activation enable register 218 | DTCER218        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71DCh | ICU           | DTC activation enable register 220 | DTCER220        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71DDh | ICU           | DTC activation enable register 221 | DTCER221        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71DFh | ICU           | DTC activation enable register 223 | DTCER223        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71E0h | ICU           | DTC activation enable register 224 | DTCER224        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71E2h | ICU           | DTC activation enable register 226 | DTCER226        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71E3h | ICU           | DTC activation enable register 227 | DTCER227        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71E5h | ICU           | DTC activation enable register 229 | DTCER229        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71E6h | ICU           | DTC activation enable register 230 | DTCER230        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71E8h | ICU           | DTC activation enable register 232 | DTCER232        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71E9h | ICU           | DTC activation enable register 233 | DTCER233        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71EBh | ICU           | DTC activation enable register 235 | DTCER235        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 71ECh | ICU           | DTC activation enable register 236 | DTCER236        | 8              | 8           | 2                       | ICLK      |                  |

**Table 4.1 List of I/O Registers (Address Order) (42/50)**

| Address    | Module Symbol | Register Name                              | Register Symbol | Number of Bits | Access Size | Number of Access States |                                                                                                      | Related Function |
|------------|---------------|--------------------------------------------|-----------------|----------------|-------------|-------------------------|------------------------------------------------------------------------------------------------------|------------------|
|            |               |                                            |                 |                |             | ICLK≥PCLK               | ICLK<PCLK                                                                                            |                  |
| 000A 0090h | USB0          | Pipe 1 transaction counter enable register | PIPE1TRE        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 0092h | USB0          | Pipe 1 transaction counter register        | PIPE1TRN        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 0094h | USB0          | Pipe 2 transaction counter enable register | PIPE2TRE        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 0096h | USB0          | Pipe 2 transaction counter register        | PIPE2TRN        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> | USBa             |
| 000A 0098h | USB0          | Pipe 3 transaction counter enable register | PIPE3TRE        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 009Ah | USB0          | Pipe 3 transaction counter register        | PIPE3TRN        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 009Ch | USB0          | Pipe 4 transaction counter enable register | PIPE4TRE        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 009Eh | USB0          | Pipe 4 transaction counter register        | PIPE4TRN        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 00A0h | USB0          | Pipe 5 transaction counter enable register | PIPE5TRE        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |
| 000A 00A2h | USB0          | Pipe 5 transaction counter register        | PIPE5TRN        | 16             | 16          | 9 PCLKB or more         | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>16</sup> |                  |

## 5.3 AC Characteristics

**Table 5.8 Operation Frequency Value (High-Speed Operating Mode)**

Conditions:  $V_{CC} = AV_{CC0} = V_{REFH} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $V_{REFH0} = 2.7$  V to  $AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = V_{REFL}/V_{REFL0} = V_{SS\_USB} = 0$  V,  $T_a = T_{opr}$

| Item                |                                 |                                    | Symbol | Min.  | Typ. | Max. | Unit |
|---------------------|---------------------------------|------------------------------------|--------|-------|------|------|------|
| Operation frequency | System clock (ICLK)             |                                    | f      | —*1   | —    | 100  | MHz  |
|                     | Peripheral module clock (PCLKA) |                                    |        | —*1   | —    | 100  |      |
|                     | Peripheral module clock (PCLKB) |                                    |        | —*2   | —    | 50   |      |
|                     | FlashIF clock (FCLK)            |                                    |        | —*3   | —    | 50   |      |
|                     | External bus clock (BCLK)       | Packages with 177 to 144 pins      |        | —     | —    | 100  |      |
|                     |                                 | Packages with 100 pins or less     |        | —     | —    | 50   |      |
|                     | BCLK pin output                 | Packages with 177 to 144 pins      |        | —     | —    | 50   |      |
|                     |                                 | Packages with 100 pins or less     |        | —     | —    | 25   |      |
|                     | SDRAM clock (SDCLK)             | Packages with 177 to 144 pins only |        | —     | —    | 50   |      |
|                     | SDCLK pin output                | Packages with 177 to 144 pins only |        | —     | —    | 50   |      |
|                     | USB clock (UCLK)                |                                    |        | —     | —    | 48   |      |
| IEBUS clock (IECLK) |                                 | —                                  | —      | 44.03 |      |      |      |

Note 1. The ICLK and PCLKA frequencies must be the same and at least 12.5 MHz if the Ethernet controller is in use

Note 2. The PCLKB must run at a frequency of at least 24 MHz if the USB is in use.

Note 3. The FCLK must run at a frequency of at least 4 MHz when changing the ROM or E2 DataFlash memory contents.

**Table 5.9 Operation Frequency Value (Low-Speed Operating Mode 1)**

Conditions:  $V_{CC} = AV_{CC0} = V_{REFH} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $V_{REFH0} = 2.7$  V to  $AV_{CC0}$ ,  
 $V_{SS} = AV_{SS0} = V_{REFL}/V_{REFL0} = V_{SS\_USB} = 0$  V,  $T_a = T_{opr}$

| Item                |                                 |                                    | Symbol | Min. | Typ. | Max. | Unit |
|---------------------|---------------------------------|------------------------------------|--------|------|------|------|------|
| Operation frequency | System clock (ICLK)             |                                    | f      | —    | —    | 1    | MHz  |
|                     | Peripheral module clock (PCLKA) |                                    |        | —    | —    | 1    |      |
|                     | Peripheral module clock (PCLKB) |                                    |        | —    | —    | 1    |      |
|                     | FlashIF clock (FCLK)            |                                    |        | —    | —    | 1    |      |
|                     | External bus clock (BCLK)       | Packages with 177 to 144 pins      |        | —    | —    | 1    |      |
|                     |                                 | Packages with 100 pins or less     |        | —    | —    | 1    |      |
|                     | BCLK pin output                 | Packages with 177 to 144 pins      |        | —    | —    | 1    |      |
|                     |                                 | Packages with 100 pins or less     |        | —    | —    | 1    |      |
|                     | SDRAM clock (SDCLK)             | Packages with 177 to 144 pins only |        | —    | —    | 1    |      |
|                     | SDCLK pin output                | Packages with 177 to 144 pins only |        | —    | —    | 1    |      |
|                     | USB clock (UCLK)                |                                    |        | —    | —    | 1    |      |
|                     | IEBUS clock (IECLK)             |                                    |        | —    | —    | 1    |      |




Figure 5.13 Software Standby Mode Cancellation Timing




Figure 5.14 Deep Software Standby Mode Cancellation Timing

### 5.3.4 Control Signal Timing

**Table 5.15 Control Signal Timing**

Conditions:  $V_{CC} = AVCC0 = VREFH = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$ ,  
 $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V,  $T_a = T_{opr}$

| Item            | Symbol     | Min.                  | Typ. | Max. | Unit | Test Conditions                               |
|-----------------|------------|-----------------------|------|------|------|-----------------------------------------------|
| NMI pulse width | $t_{NMIW}$ | 200                   | —    | —    | ns   | $t_c (PCLK) \times 2 \leq 200$ ns Figure 5.15 |
|                 |            | $t_c (PCLK) \times 2$ |      |      |      | $t_c (PCLK) \times 2 > 200$ ns Figure 5.15    |
| IRQ pulse width | $t_{IRQW}$ | 200                   | —    | —    | ns   | $t_c (PCLK) \times 2 \leq 200$ ns Figure 5.16 |
|                 |            | $t_c (PCLK) \times 2$ |      |      |      | $t_c (PCLK) \times 2 > 200$ ns Figure 5.16    |

**Table 5.17 Bus Timing (packages with 100 pins or less)**

Conditions:  $V_{CC} = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$ ,

$VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V,

$ICLK = 8$  to  $100$  MHz,  $BCLK$  pin =  $8$  to  $50$  MHz,  $T_a = T_{opr}$

Output load conditions:  $V_{OH} = VCC \times 0.5$ ,  $V_{OL} = VCC \times 0.5$ ,  $I_{OH} = -1.0$  mA,  $I_{OL} = 1.0$  mA,  $C = 30$  pF

High drive output is selected by the drive capacity control register.

| Item                    | Symbol     | Min. | Max. | Unit | Test Conditions               |
|-------------------------|------------|------|------|------|-------------------------------|
| Address delay time      | $t_{AD}$   | —    | 20   | ns   | Figure 5.17 to<br>Figure 5.22 |
| Byte control delay time | $t_{BCD}$  | —    | 20   | ns   |                               |
| CS# delay time          | $t_{CSD}$  | —    | 20   | ns   |                               |
| ALE delay time          | $t_{ALED}$ | —    | 20   | ns   |                               |
| RD# delay time          | $t_{RSD}$  | —    | 20   | ns   |                               |
| Read data setup time    | $t_{RDS}$  | 15   | —    | ns   |                               |
| Read data hold time     | $t_{RDH}$  | 0    | —    | ns   |                               |
| WR# delay time          | $t_{WRD}$  | —    | 20   | ns   |                               |
| Write data delay time   | $t_{WDD}$  | —    | 20   | ns   |                               |
| Write data hold time    | $t_{WDH}$  | 0    | —    | ns   |                               |
| WAIT# setup time        | $t_{WTS}$  | 15   | —    | ns   | Figure 5.23                   |
| WAIT# hold time         | $t_{WTH}$  | 0    | —    | ns   |                               |





Figure 5.24 SDRAM Space Single Read Bus Timing



Note 1: Address pins for output of the precharge-setting command (Precharge-sel) for SDRAM.

Figure 5.27 SDRAM Space Multiple Write Bus Timing

**Table 5.24 Timing of On-Chip Peripheral Modules (6)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

PCLK = 8 to 50 MHz

 $T_a = T_{opr}$ 

High drive output is selected by the drive capacity control register.

| Item                                   |                                         | Symbol     | Min.*1, *2                      | Max.*1                   | Unit | Test Conditions |
|----------------------------------------|-----------------------------------------|------------|---------------------------------|--------------------------|------|-----------------|
| RIIC<br>(Fast-mode+)<br>ICFER.FMPE = 1 | SCL input cycle time                    | $t_{SCL}$  | $6(12) \times t_{IICcyc} + 240$ | —                        | ns   | Figure 5.47     |
|                                        | SCL input high pulse width              | $t_{SCLH}$ | $3(6) \times t_{IICcyc} + 120$  | —                        | ns   |                 |
|                                        | SCL input low pulse width               | $t_{SCLL}$ | $3(6) \times t_{IICcyc} + 120$  | —                        | ns   |                 |
|                                        | SCL, SDA input rise time                | $t_{Sr}$   | —                               | 120                      | ns   |                 |
|                                        | SCL, SDA input fall time                | $t_{Sf}$   | —                               | 120                      | ns   |                 |
|                                        | SCL, SDA input spike pulse removal time | $t_{SP}$   | 0                               | $1(4) \times t_{IICcyc}$ | ns   |                 |
|                                        | SDA input bus free time                 | $t_{BUF}$  | $3(6) \times t_{IICcyc} + 120$  | —                        | ns   |                 |
|                                        | Start condition input hold time         | $t_{STAH}$ | $t_{IICcyc} + 120$              | —                        | ns   |                 |
|                                        | Restart condition input setup time      | $t_{STAS}$ | 120                             | —                        | ns   |                 |
|                                        | Stop condition input setup time         | $t_{STOS}$ | 120                             | —                        | ns   |                 |
|                                        | Data input setup time                   | $t_{SDAS}$ | $t_{IICcyc} + 120$              | —                        | ns   |                 |
|                                        | Data input hold time                    | $t_{SDAH}$ | 0                               | —                        | ns   |                 |
|                                        | SCL, SDA capacitive load                | $C_b$      | —                               | 550                      | pF   |                 |
| Simple IIC<br>(Standard-mode)          | SDA input rise time                     | $t_{Sr}$   | —                               | 1000                     | ns   |                 |
|                                        | SDA input fall time                     | $t_{Sf}$   | —                               | 300                      | ns   |                 |
|                                        | SDA input spike pulse removal time      | $t_{SP}$   | 0                               | $4 \times t_{IICcyc}$    | ns   |                 |
|                                        | Data input setup time                   | $t_{SDAS}$ | 250                             | —                        | ns   |                 |
|                                        | Data input hold time                    | $t_{SDAH}$ | 0                               | —                        | ns   |                 |
|                                        | SCL, SDA capacitive load                | $C_b$      | —                               | 400                      | pF   |                 |
| Simple IIC<br>(Fast-mode)              | SCL, SDA input rise time                | $t_{Sr}$   | $20 + 0.1C_b$                   | 300                      | ns   |                 |
|                                        | SCL, SDA input fall time                | $t_{Sf}$   | $20 + 0.1C_b$                   | 300                      | ns   |                 |
|                                        | SCL, SDA input spike pulse removal time | $t_{SP}$   | 0                               | $4 \times t_{IICcyc}$    | ns   |                 |
|                                        | Data input setup time                   | $t_{SDAS}$ | 100                             | —                        | ns   |                 |
|                                        | Data input hold time                    | $t_{SDAH}$ | 0                               | —                        | ns   |                 |
|                                        | SCL, SDA capacitive load                | $C_b$      | —                               | 400                      | pF   |                 |

Note:  $t_{IICcyc}$ : RIIC internal reference clock (IIC $\phi$ ) Cycle,  $t_{Pcyc}$ : PCLK cycle

Note 1. The value in parentheses is used when ICMR3.NF[1:0] are set to 11b while a digital filter is enabled with ICFER.NFE = 1.

Note 2.  $C_b$  indicates the total capacity of the bus line.

**Table 5.29 12-Bit A/D Conversion Characteristics**Conditions:  $V_{CC} = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$  $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V $PCLK = 8$  to  $50$  MHz $T_a = T_{opr}$ 

| Item                                              |                |                                                                   | Min.        | Typ. | Max. | Unit | Test Conditions        |
|---------------------------------------------------|----------------|-------------------------------------------------------------------|-------------|------|------|------|------------------------|
| Resolution                                        |                |                                                                   | —           | —    | 12   | Bit  |                        |
| Conversion time*1<br>(Operation at PCLK = 50 MHz) | AN0 to AN7     | Permissible signal source impedance (max.) = 1.0 kΩ               | 1.0 (0.4)*2 | —    | —    | μs   | Sampling in 20 states  |
|                                                   | Other channels | Permissible signal source impedance (max.) = 1.0 kΩ, AVCC ≥ 3.0 V | 2.0 (1.4)*2 | —    | —    | μs   | Sampling in 70 states  |
|                                                   |                | Permissible signal source impedance (max.) = 1.0 kΩ, AVCC ≥ 2.7 V | 5.6 (5.0)*2 | —    | —    | μs   | Sampling in 250 states |
| Analog input capacitance                          |                |                                                                   | —           | —    | 30   | pF   |                        |
| Offset error                                      |                |                                                                   | —           | ±2.0 | ±7.5 | LSB  |                        |
| Full-scale error                                  |                |                                                                   | —           | ±2.0 | ±7.5 | LSB  |                        |
| Quantization error                                |                |                                                                   | —           | ±0.5 | —    | LSB  |                        |
| Absolute accuracy                                 |                |                                                                   | —           | ±2.5 | ±8.0 | LSB  |                        |
| DNL differential nonlinearity error               |                |                                                                   | —           | ±2.0 | ±4.0 | LSB  |                        |
| INL integral nonlinearity error                   |                |                                                                   | —           | ±2.0 | ±4.0 | LSB  |                        |

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The value in parentheses indicates the sampling time.

**Table 5.30 A/D Internal Reference Voltage Characteristics**Conditions:  $V_{CC} = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$  $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V $PCLK = 8$  to  $50$  MHz $T_a = T_{opr}$ 

| Item                           | Min. | Typ. | Max. | Unit | Test Conditions |
|--------------------------------|------|------|------|------|-----------------|
| A/D Internal reference voltage | 1.45 | 1.50 | 1.55 | V    |                 |




Figure F 100-pin TFLGA (PTLG0100JA-A)

| Rev. | Date         | Description                    |                                                                                                                                                                 |
|------|--------------|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|
|      |              | Page                           | Summary                                                                                                                                                         |
| 1.60 | Mar 13. 2013 | Feature                        |                                                                                                                                                                 |
|      |              | 1                              | Changed                                                                                                                                                         |
|      |              | 1. Overview                    |                                                                                                                                                                 |
|      |              | 2 to 7                         | Table 1.1 Outline of Specifications: changed, note added                                                                                                        |
|      |              | 8                              | Table 1.2 Comparison of Functions for Different Packages in the RX63N/RX631 Group, changed                                                                      |
|      |              | 9 to 15                        | Table 1.3 List of Products, changed                                                                                                                             |
|      |              | 16                             | Figure 1.1 How to Read the Product Part No., changed                                                                                                            |
|      |              | 17                             | Figure 1.2 Block Diagram, changed                                                                                                                               |
|      |              | 24 to 32                       | Figure 1.3 to Figure 1.11 Pin Assignment: note, added                                                                                                           |
|      |              | 53 to 57                       | Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA), added                                                                                                 |
|      |              | 62 to 64                       | Table 1.11 List of Pins and Pin Functions (64-Pin LQFP), added                                                                                                  |
|      |              | 65, 66                         | Table 1.12 List of Pins and Pin Functions (48-Pin LQFP), added                                                                                                  |
|      |              | 3. Address Space               |                                                                                                                                                                 |
|      |              | 71                             | Figure 3.1 Memory Map in Each Operating Mode, changed                                                                                                           |
|      |              | 4. I/O Registers               |                                                                                                                                                                 |
|      |              | 75 to 120                      | Table 4.1 List of I/O Registers (Address Order), changed                                                                                                        |
|      |              | 5. Electrical Characteristics  |                                                                                                                                                                 |
|      |              | All                            | Characteristics and timing conditions in the tables, changed                                                                                                    |
|      |              | 124, 125                       | Table 5.4 DC Characteristics (3), changed                                                                                                                       |
|      |              | 126                            | Table 5.5 DC Characteristics (4), changed                                                                                                                       |
|      |              | 127                            | 5.3 AC Characteristics, changed                                                                                                                                 |
|      |              | 130, 131                       | Table 5.11, Clock Timing (Except for Sub-Clock Related): Condition and the table, changed, note, added                                                          |
|      |              | 132                            | Table 5.12 Clock Timing (Sub-Clock Related): Condition and the table, changed, note, added                                                                      |
|      |              | 176                            | Table 5.33 Battery Backup Function Characteristics: Condition, changed                                                                                          |
|      |              | Appendix 1. Package Dimensions |                                                                                                                                                                 |
|      |              | 189                            | Figure H 64-pin LQFP (PLQP0064KB-A), added                                                                                                                      |
|      |              | 190                            | Figure I 48-pin LQFP (PLQP0048KB-A), added                                                                                                                      |
| 1.70 | Oct 08. 2013 | Features                       |                                                                                                                                                                 |
|      |              | 1                              | changed                                                                                                                                                         |
|      |              | 1. Overview                    |                                                                                                                                                                 |
|      |              | 2 to 7                         | Table 1.1 Outline of Specifications, General I/O ports, Packages, changed, Parallel data capture unit (PDC), added.                                             |
|      |              | 8                              | Table 1.2 Comparison of Functions for Different Packages in the RX63N/RX631 Group, 64-pin LQFP, changed, 64-pin TFLGA, Parallel data capture unit (PDC), added. |
|      |              | 9 to 16                        | Table 1.3 List of Products, changed.                                                                                                                            |
|      |              | 17                             | Figure 1.1 How to Read the Product Part No., changed                                                                                                            |
|      |              | 18                             | Figure 1.2 Block Diagram, changed                                                                                                                               |
|      |              | 19 to 24                       | Table 1.4 Pin Functions, changed, Parallel data capture unit (PDC), added                                                                                       |
|      |              | 32                             | Figure 1.10 Pin Assignment (64-Pin TFLGA), added                                                                                                                |
|      |              | 35 to 40                       | Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA), changed                                                                                 |
|      |              | 41 to 45                       | Table 1.6 List of Pin and Pin Functions (176-Pin LQFP), changed                                                                                                 |
|      |              | 46 to 50                       | Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA), changed                                                                                               |
|      |              | 51 to 55                       | Table 1.8 List of Pins and Pin Functions (144-Pin LQFP), changed                                                                                                |
|      |              | 65 to 66                       | Table 1.11 List of Pins and Pin Functions (64-Pin TFLGA), added                                                                                                 |
|      |              | 3. Address Space               |                                                                                                                                                                 |
|      |              | 76                             | Figure 3.1 Memory Map in Each Operating Mode, changed                                                                                                           |
|      |              | 4. I/O Registers               |                                                                                                                                                                 |
|      |              | 79                             | (4) Restrictions in Relation to RMPA and String-Manipulation Instructions, added                                                                                |