

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I ² C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	512KB (512K x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b, 21x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f56318ddlk-u0

Table 1.1 Outline of Specifications (5/6)

Classification	Module/Function	Description
Communication function	Ethernet controller (ETHERC)	<ul style="list-style-type: none"> Input and output of Ethernet/IEEE 802.3 frames Transfer at 10 or 100 Mbps Full- and half-duplex modes MII (Media Independent Interface) or RMII (Reduced Media Independent Interface) as defined in IEEE 802.3u Detection of Magic Packets™*1 or output of a "wake-on-LAN" signal (WOL) Compliance with flow control as defined in IEEE 802.3x standards <p>Note 1. Magic Packet™ is a registered trademark of Advanced Micro Devices, Inc.</p>
	DMA controller for Ethernet controller (EDMAC)	<ul style="list-style-type: none"> Alleviation of CPU loads by the descriptor control method Transmission FIFO: 2 Kbytes; Reception FIFO: 2 Kbytes
	USB 2.0 host/function module (USBa)	<ul style="list-style-type: none"> Includes a UDC (USB Device Controller) and transceiver for USB 2.0 Host/function module: one port, function module: one port Compliance with the USB 2.0 specification Transfer rate: Full speed (12 Mbps) Self-power mode and bus-power mode are selectable OTG (On the Go) operation is possible Incorporates 2 Kbytes of RAM as a transfer buffer
	Serial communications interfaces (SCIc, SCId)	<ul style="list-style-type: none"> 13 channels (SCIc: 12 channels + SCId: 1 channel) SCIc <ul style="list-style-type: none"> Serial communications modes: Asynchronous, clock synchronous, and smart-card interface Multi-processor function On-chip baud rate generator allows selection of the desired bit rate Choice of LSB-first or MSB-first transfer Average transfer rate clock can be input from TMR timers for SCI5, SCI6, and SCI12 Simple I²C Simple SPI SCId (The following functions are added to SCIc) <ul style="list-style-type: none"> Supports the serial communications protocol, which contains the start frame and information frame Supports the LIN format
	I ² C bus interfaces (RIIC)	<ul style="list-style-type: none"> 4 channels (one of them is FM+) Communication formats <ul style="list-style-type: none"> I²C bus format/SMBus format Supports the multi-master Max. transfer rate: 1 Mbps (channel 0)
	IEBus (IEB)	<ul style="list-style-type: none"> 1 channel Supports protocol control for the IEbus Half-duplex asynchronous transfer Multi-master operation Broadcast communications function Two selectable modes, differentiated by transfer rate
	CAN module (CAN)	<ul style="list-style-type: none"> 3 channels Compliance with the ISO11898-1 specification (standard frame and extended frame) 32 mailboxes each
	Serial peripheral interfaces (SPI)	<ul style="list-style-type: none"> 3 channels RSPI transfer facility <ul style="list-style-type: none"> Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines) Capable of handling serial transfer as a master or slave Data formats <ul style="list-style-type: none"> Switching between MSB first and LSB first The number of bits in each transfer can be changed to any number of bits from 8 to 16, or to 20, 24, or 32 bits. 128-bit buffers for transmission and reception Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits) Buffered structure <ul style="list-style-type: none"> Double buffers for both transmission and reception

1.3 Block Diagram

Figure 1.2 shows a block diagram.




Figure 1.2 Block Diagram

	A	B	C	D	E	F	G	H	J	K	L	M	N			
13	PE3	PE4	VSS	PE6	P67	PA2	PA4	PA7	PB1	PB5	VSS	VCC	P74	13		
12	PE1	PE2	P70	PE5	P65	PA1	VCC	PB0	PB2	PB6	P73	PC1	P75	12		
11	P62	P61	PE0	VCC	P66	VSS	PA6	P71	PB4	PB7	PC2	PC0	PC3	11		
10	VSS	VCC	P63	PE7	PA0	PA3	PA5	P72	PB3	P76	PC4	P77	P82	10		
9	PD6	PD4	PD7	P64	RX63N Group RX631 Group PTLG0145KA-A (145-pin TFLGA) (Top perspective view)						P80	PC5	P81	PC7	9	
8	PD2	PD0	PD3	P60							VCC	P83	PC6	VSS	8	
7	P92	P91	PD1	PD5							P51	P52	P50	P55	7	
6	P90	P47	VSS	P93							P53	P56	VSS_USB	USB0_DP	6	
5	P45	P43	P46	VCC	P44							P54	P13	VCC_USB	USB0_DM	5
4	P42	VREFL0	P41	P01	EMLE	VBATT	BSCANP	P35	P30	P15	P24	P12	P14		4	
3	P40	P05	VREFH0	P03	PJ5	PJ3	MD/FINED	VSS	P32	P31	P16	P86	P87		3	
2	P07	AVCC0	P02	PF5	VCL	XCOUNT	RES#	VCC	P33	P26	P23	P17	P20		2	
1	AVSS0	VREFH	VREFL	P00	VSS	XCIN	XTAL	EXTAL	P34	P27	P25	P22	P21		1	
	A	B	C	D	E	F	G	H	J	K	L	M	N			

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.7, List of Pins and Pin Functions (145-Pin TFLGA).

Figure 1.6 Pin Assignment (145-Pin TFLGA)

Table 1.12 List of Pins and Pin Functions (64-Pin LQFP) (1/3)

Pin Number 64-Pin LQFP	Power Supply Clock System Control	I/O Port	Timer (MTU2a, TPUa, TMR, PPG, RTCa, POE2a)	Timer Communications (SCIC, SCID, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12ADa, DAa
1	EMLE					
2	VCL					
3	MD/FINED					
4	XCIN					
5	XCOUT					
6	RES#					
7	XTAL	P37				
8	VSS					
9	EXTAL	P36				
10	VCC					
11		P35			NMI	
12	VBATT					
13		P31	MTIOC4D/TMCI2/PO9/ RTClC1	CTS1#/RTS1#/SS1#/ SSLB0/USB0_DPUPE	IRQ1-DS	
14	TDI	P30	MTIOC4B/TMRI3/PO8/ POE8#/RTClC0	RXD1/SMISO1/SSCL1/ MISOB/USB0_DRPD	IRQ0-DS	
15	TCK/FINEC	P27	MTIOC2B/TMCI3/PO7	SCK1/RSPCKB		
16	TDO	P26	MTIOC2A/TMO1/PO6	TXD1/SMOSI1/SSDA1/ MOSIB/USB0_VBUSEN		
17	TRST#	P17	MTIOC3A/MTIOC3B/ TIOCB0/TCLKD/TMO1/ PO15/POE8#	SCK1/MISOA/ SDA2-DS/IETXD	IRQ7	
18	TMS	P16	MTIOC3C/MTIOC3D/ TIOCB1/TCLKC/TMO2/ PO14/RTCOUPUT	TXD1/SMOSI1/SSDA1/ MOSIA/SCL2-DS/IERXD/ USB0_VBUS/ USB0_VBUSEN/ USB0_OVRCURB	IRQ6	ADTRG0#
19		P15	MTIOC0B/MTCLKB/ TIOCB2/TCLKB/TMCI2/ PO13	RXD1/SMISO1/SSCL1/ CRX1-DS	IRQ5	
20		P14	MTIOC3A/MTCLKA/ TIOCB5/TCLKA/TMRI2/ PO15	CTS1#/RTS1#/SS1#/ CTX1/USB0_DPUPE/ USB0_OVRCURA	IRQ4	
21	VCC_USB					
22				USB0_DM		
23				USB0_DP		
24	VSS_USB					
25		P55	MTIOC4D/TMO3	CRX1	IRQ10	
26		P54	MTIOC4B/TMCI1	CTX1		
27		PC7	MTIOC3A/ MTCLKB/TMO2 /PO31	TXD8/SMOSI8/SSDA8/ MISOA	IRQ14	
28		PC6	MTIOC3C/MTCLKA/ TMCI2/PO30	RXD8/SMISO8/SSCL8/ MOSIA/USB0_EXICEN	IRQ13	
29		PC5	MTIOC3B/MTCLKD/ TMR12/PO29	SCK8/RSPCKA/USB0_ID		
30		PC4	MTIOC3D/MTCLKC/ TMCI1/PO25/POE0#	SCK5/CTS8#/RTS8#/SS8#/ SSLA0/USB0_DPRPD		
31		PC3	MTIOC4D/TCLKB/ PO24	TXD5/SMOSI5/SSDA5/ IETXD		

2. CPU

The RX CPU has sixteen general-purpose registers, nine control registers, and one accumulator used for DSP instructions.




Figure 2.1 Register Set of the CPU

Table 4.1 List of I/O Registers (Address Order) (5/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 650Ch	MPU	Memory-protection error status register	MPESTS	32	32	1	ICLK	MPU
0008 6514h	MPU	Data memory-protection error address register	MPDEA	32	32	1	ICLK	
0008 6520h	MPU	Region search address register	MPSA	32	32	1	ICLK	
0008 6524h	MPU	Region search operation register	MPOPS	16	16	1	ICLK	
0008 6526h	MPU	Region invalidation operation register	MPOPI	16	16	1	ICLK	
0008 6528h	MPU	Instruction-hit region register	MHITI	32	32	1	ICLK	
0008 652Ch	MPU	Data-hit region register	MHITD	32	32	1	ICLK	
0008 7010h	ICU	Interrupt request register 016	IR016	8	8	2	ICLK	ICUb
0008 7015h	ICU	Interrupt request register 021	IR021	8	8	2	ICLK	
0008 7017h	ICU	Interrupt request register 023	IR023	8	8	2	ICLK	
0008 701Bh	ICU	Interrupt request register 027	IR027	8	8	2	ICLK	
0008 701Ch	ICU	Interrupt request register 028	IR028	8	8	2	ICLK	
0008 701Dh	ICU	Interrupt request register 029	IR029	8	8	2	ICLK	
0008 701Eh	ICU	Interrupt request register 030	IR030	8	8	2	ICLK	
0008 701Fh	ICU	Interrupt request register 031	IR031	8	8	2	ICLK	
0008 7020h	ICU	Interrupt request register 032	IR032	8	8	2	ICLK	
0008 7021h	ICU	Interrupt request register 033	IR033	8	8	2	ICLK	
0008 7022h	ICU	Interrupt request register 034	IR034	8	8	2	ICLK	
0008 7023h	ICU	Interrupt request register 035	IR035	8	8	2	ICLK	
0008 7024h	ICU	Interrupt request register 036	IR036	8	8	2	ICLK	
0008 7025h	ICU	Interrupt request register 037	IR037	8	8	2	ICLK	
0008 7026h	ICU	Interrupt request register 038	IR038	8	8	2	ICLK	
0008 7027h	ICU	Interrupt request register 039	IR039	8	8	2	ICLK	
0008 7028h	ICU	Interrupt request register 040	IR040	8	8	2	ICLK	
0008 7029h	ICU	Interrupt request register 041	IR041	8	8	2	ICLK	
0008 702Ah	ICU	Interrupt request register 042	IR042	8	8	2	ICLK	
0008 702Bh	ICU	Interrupt request register 043	IR043	8	8	2	ICLK	
0008 702Ch	ICU	Interrupt request register 044	IR044	8	8	2	ICLK	
0008 702Dh	ICU	Interrupt request register 045	IR045	8	8	2	ICLK	
0008 702Eh	ICU	Interrupt request register 046	IR046	8	8	2	ICLK	
0008 702Fh	ICU	Interrupt request register 047	IR047	8	8	2	ICLK	
0008 7030h	ICU	Interrupt request register 048	IR048	8	8	2	ICLK	
0008 7031h	ICU	Interrupt request register 049	IR049	8	8	2	ICLK	
0008 7032h	ICU	Interrupt request register 050	IR050	8	8	2	ICLK	
0008 7033h	ICU	Interrupt request register 051	IR051	8	8	2	ICLK	
0008 7034h	ICU	Interrupt request register 052	IR052	8	8	2	ICLK	
0008 7035h	ICU	Interrupt request register 053	IR053	8	8	2	ICLK	
0008 7036h	ICU	Interrupt request register 054	IR054	8	8	2	ICLK	
0008 7037h	ICU	Interrupt request register 055	IR055	8	8	2	ICLK	
0008 7038h	ICU	Interrupt request register 056	IR056	8	8	2	ICLK	
0008 7039h	ICU	Interrupt request register 057	IR057	8	8	2	ICLK	
0008 703Ah	ICU	Interrupt request register 058	IR058	8	8	2	ICLK	
0008 703Bh	ICU	Interrupt request register 059	IR059	8	8	2	ICLK	
0008 703Eh	ICU	Interrupt request register 062	IR062	8	8	2	ICLK	
0008 7040h	ICU	Interrupt request register 064	IR064	8	8	2	ICLK	
0008 7041h	ICU	Interrupt request register 065	IR065	8	8	2	ICLK	
0008 7042h	ICU	Interrupt request register 066	IR066	8	8	2	ICLK	
0008 7043h	ICU	Interrupt request register 067	IR067	8	8	2	ICLK	
0008 7044h	ICU	Interrupt request register 068	IR068	8	8	2	ICLK	
0008 7045h	ICU	Interrupt request register 069	IR069	8	8	2	ICLK	
0008 7046h	ICU	Interrupt request register 070	IR070	8	8	2	ICLK	

Table 4.1 List of I/O Registers (Address Order) (8/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 70C Bh	ICU	Interrupt request register 203	IR203	8	8	2	ICLK	ICUb
0008 70D 6h	ICU	Interrupt request register 214	IR214	8	8	2	ICLK	
0008 70D 7h	ICU	Interrupt request register 215	IR215	8	8	2	ICLK	
0008 70D 8h	ICU	Interrupt request register 216	IR216	8	8	2	ICLK	
0008 70D 9h	ICU	Interrupt request register 217	IR217	8	8	2	ICLK	
0008 70D Ah	ICU	Interrupt request register 218	IR218	8	8	2	ICLK	
0008 70D Bh	ICU	Interrupt request register 219	IR219	8	8	2	ICLK	
0008 70D Ch	ICU	Interrupt request register 220	IR220	8	8	2	ICLK	
0008 70D Dh	ICU	Interrupt request register 221	IR221	8	8	2	ICLK	
0008 70D Eh	ICU	Interrupt request register 222	IR222	8	8	2	ICLK	
0008 70D Fh	ICU	Interrupt request register 223	IR223	8	8	2	ICLK	
0008 70E 0h	ICU	Interrupt request register 224	IR224	8	8	2	ICLK	
0008 70E 1h	ICU	Interrupt request register 225	IR225	8	8	2	ICLK	
0008 70E 2h	ICU	Interrupt request register 226	IR226	8	8	2	ICLK	
0008 70E 3h	ICU	Interrupt request register 227	IR227	8	8	2	ICLK	
0008 70E 4h	ICU	Interrupt request register 228	IR228	8	8	2	ICLK	
0008 70E 5h	ICU	Interrupt request register 229	IR229	8	8	2	ICLK	
0008 70E 6h	ICU	Interrupt request register 230	IR230	8	8	2	ICLK	
0008 70E 7h	ICU	Interrupt request register 231	IR231	8	8	2	ICLK	
0008 70E 8h	ICU	Interrupt request register 232	IR232	8	8	2	ICLK	
0008 70E 9h	ICU	Interrupt request register 233	IR233	8	8	2	ICLK	
0008 70E Ah	ICU	Interrupt request register 234	IR234	8	8	2	ICLK	
0008 70E Bh	ICU	Interrupt request register 235	IR235	8	8	2	ICLK	
0008 70E Ch	ICU	Interrupt request register 236	IR236	8	8	2	ICLK	
0008 70E Dh	ICU	Interrupt request register 237	IR237	8	8	2	ICLK	
0008 70E Eh	ICU	Interrupt request register 238	IR238	8	8	2	ICLK	
0008 70E Fh	ICU	Interrupt request register 239	IR239	8	8	2	ICLK	
0008 70F 0h	ICU	Interrupt request register 240	IR240	8	8	2	ICLK	
0008 70F 1h	ICU	Interrupt request register 241	IR241	8	8	2	ICLK	
0008 70F 2h	ICU	Interrupt request register 242	IR242	8	8	2	ICLK	
0008 70F 3h	ICU	Interrupt request register 243	IR243	8	8	2	ICLK	
0008 70F 4h	ICU	Interrupt request register 244	IR244	8	8	2	ICLK	
0008 70F 5h	ICU	Interrupt request register 245	IR245	8	8	2	ICLK	
0008 70F 6h	ICU	Interrupt request register 246	IR246	8	8	2	ICLK	
0008 70F 7h	ICU	Interrupt request register 247	IR247	8	8	2	ICLK	
0008 70F 8h	ICU	Interrupt request register 248	IR248	8	8	2	ICLK	
0008 70F 9h	ICU	Interrupt request register 249	IR249	8	8	2	ICLK	
0008 70F Ah	ICU	Interrupt request register 250	IR250	8	8	2	ICLK	
0008 70F Bh	ICU	Interrupt request register 251	IR251	8	8	2	ICLK	
0008 70F Ch	ICU	Interrupt request register 252	IR252	8	8	2	ICLK	
0008 70F Dh	ICU	Interrupt request register 253	IR253	8	8	2	ICLK	
0008 711B h	ICU	DTC activation enable register 027	DTCER027	8	8	2	ICLK	ICUd
0008 711C h	ICU	DTC activation enable register 028	DTCER028	8	8	2	ICLK	
0008 711D h	ICU	DTC activation enable register 029	DTCER029	8	8	2	ICLK	
0008 711E h	ICU	DTC activation enable register 030	DTCER030	8	8	2	ICLK	
0008 711F h	ICU	DTC activation enable register 031	DTCER031	8	8	2	ICLK	
0008 7121 h	ICU	DTC activation enable register 033	DTCER033	8	8	2	ICLK	
0008 7122 h	ICU	DTC activation enable register 034	DTCER034	8	8	2	ICLK	
0008 7124 h	ICU	DTC activation enable register 036	DTCER036	8	8	2	ICLK	ICUe
0008 7125 h	ICU	DTC activation enable register 037	DTCER037	8	8	2	ICLK	
0008 7127 h	ICU	DTC activation enable register 039	DTCER039	8	8	2	ICLK	

Table 4.1 List of I/O Registers (Address Order) (9/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 7128h	ICU	DTC activation enable register 040	DTCER040	8	8	2	ICLK	ICUb
0008 712Ah	ICU	DTC activation enable register 042	DTCER042	8	8	2	ICLK	
0008 712Bh	ICU	DTC activation enable register 043	DTCER043	8	8	2	ICLK	
0008 712Dh	ICU	DTC activation enable register 045	DTCER045	8	8	2	ICLK	
0008 712Eh	ICU	DTC activation enable register 046	DTCER046	8	8	2	ICLK	
0008 7140h	ICU	DTC activation enable register 064	DTCER064	8	8	2	ICLK	
0008 7141h	ICU	DTC activation enable register 065	DTCER065	8	8	2	ICLK	
0008 7142h	ICU	DTC activation enable register 066	DTCER066	8	8	2	ICLK	
0008 7143h	ICU	DTC activation enable register 067	DTCER067	8	8	2	ICLK	
0008 7144h	ICU	DTC activation enable register 068	DTCER068	8	8	2	ICLK	
0008 7145h	ICU	DTC activation enable register 069	DTCER069	8	8	2	ICLK	
0008 7146h	ICU	DTC activation enable register 070	DTCER070	8	8	2	ICLK	
0008 7147h	ICU	DTC activation enable register 071	DTCER071	8	8	2	ICLK	
0008 7148h	ICU	DTC activation enable register 072	DTCER072	8	8	2	ICLK	
0008 7149h	ICU	DTC activation enable register 073	DTCER073	8	8	2	ICLK	
0008 714Ah	ICU	DTC activation enable register 074	DTCER074	8	8	2	ICLK	
0008 714Bh	ICU	DTC activation enable register 075	DTCER075	8	8	2	ICLK	
0008 714Ch	ICU	DTC activation enable register 076	DTCER076	8	8	2	ICLK	
0008 714Dh	ICU	DTC activation enable register 077	DTCER077	8	8	2	ICLK	
0008 714Eh	ICU	DTC activation enable register 078	DTCER078	8	8	2	ICLK	
0008 714Fh	ICU	DTC activation enable register 079	DTCER079	8	8	2	ICLK	
0008 7162h	ICU	DTC activation enable register 098	DTCER098	8	8	2	ICLK	
0008 7166h	ICU	DTC activation enable register 102	DTCER102	8	8	2	ICLK	
0008 717Eh	ICU	DTC activation enable register 126	DTCER126	8	8	2	ICLK	
0008 717Fh	ICU	DTC activation enable register 127	DTCER127	8	8	2	ICLK	
0008 7180h	ICU	DTC activation enable register 128	DTCER128	8	8	2	ICLK	
0008 7181h	ICU	DTC activation enable register 129	DTCER129	8	8	2	ICLK	
0008 7182h	ICU	DTC activation enable register 130	DTCER130	8	8	2	ICLK	
0008 7183h	ICU	DTC activation enable register 131	DTCER131	8	8	2	ICLK	
0008 7184h	ICU	DTC activation enable register 132	DTCER132	8	8	2	ICLK	
0008 7185h	ICU	DTC activation enable register 133	DTCER133	8	8	2	ICLK	
0008 7186h	ICU	DTC activation enable register 134	DTCER134	8	8	2	ICLK	
0008 7187h	ICU	DTC activation enable register 135	DTCER135	8	8	2	ICLK	
0008 7188h	ICU	DTC activation enable register 136	DTCER136	8	8	2	ICLK	
0008 7189h	ICU	DTC activation enable register 137	DTCER137	8	8	2	ICLK	
0008 718Ah	ICU	DTC activation enable register 138	DTCER138	8	8	2	ICLK	
0008 718Bh	ICU	DTC activation enable register 139	DTCER139	8	8	2	ICLK	
0008 718Ch	ICU	DTC activation enable register 140	DTCER140	8	8	2	ICLK	
0008 718Dh	ICU	DTC activation enable register 141	DTCER141	8	8	2	ICLK	
0008 718Eh	ICU	DTC activation enable register 142	DTCER142	8	8	2	ICLK	
0008 718Fh	ICU	DTC activation enable register 143	DTCER143	8	8	2	ICLK	
0008 7190h	ICU	DTC activation enable register 144	DTCER144	8	8	2	ICLK	
0008 7191h	ICU	DTC activation enable register 145	DTCER145	8	8	2	ICLK	
0008 7194h	ICU	DTC activation enable register 148	DTCER148	8	8	2	ICLK	
0008 7195h	ICU	DTC activation enable register 149	DTCER149	8	8	2	ICLK	
0008 7196h	ICU	DTC activation enable register 150	DTCER150	8	8	2	ICLK	
0008 7197h	ICU	DTC activation enable register 151	DTCER151	8	8	2	ICLK	
0008 7198h	ICU	DTC activation enable register 152	DTCER152	8	8	2	ICLK	
0008 7199h	ICU	DTC activation enable register 153	DTCER153	8	8	2	ICLK	
0008 719Ah	ICU	DTC activation enable register 154	DTCER154	8	8	2	ICLK	
0008 719Bh	ICU	DTC activation enable register 155	DTCER155	8	8	2	ICLK	

Table 4.1 List of I/O Registers (Address Order) (36/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 C456h	RTC	Hour capture register 0	RHRCPO	8	8	2, 3 PCLKB	2 ICLK	RTCa
0008 C45Ah	RTC	Date capture register 0	RDAYCP0	8	8	2, 3 PCLKB	2 ICLK	
0008 C45Ch	RTC	Month capture register 0	RMONCP0	8	8	2, 3 PCLKB	2 ICLK	
0008 C462h	RTC	Second capture register 1	RSECCP1	8	8	2, 3 PCLKB	2 ICLK	
0008 C464h	RTC	Minute capture register 1	RMINCP1	8	8	2, 3 PCLKB	2 ICLK	
0008 C466h	RTC	Hour capture register 1	RHRCP1	8	8	2, 3 PCLKB	2 ICLK	
0008 C46Ah	RTC	Date capture register 1	RDAYCP1	8	8	2, 3 PCLKB	2 ICLK	
0008 C46Ch	RTC	Month capture register 1	RMONCP1	8	8	2, 3 PCLKB	2 ICLK	
0008 C472h	RTC	Second capture register 2	RSECCP2	8	8	2, 3 PCLKB	2 ICLK	
0008 C474h	RTC	Minute capture register 2	RMINCP2	8	8	2, 3 PCLKB	2 ICLK	
0008 C476h	RTC	Hour capture register 2	RHRCP2	8	8	2, 3 PCLKB	2 ICLK	
0008 C47Ah	RTC	Date capture register 2	RDAYCP2	8	8	2, 3 PCLKB	2 ICLK	
0008 C47Ch	RTC	Month capture register 2	RMONCP2	8	8	2, 3 PCLKB	2 ICLK	
0008 C500h	TEMPS	Temperature sensor control register	TSCR	8	8	2, 3 PCLKB	2 ICLK	Temperature Sensor
0008 C880h	SYSTEM	Counter-clock extension register 1	SCK1	8	8	2, 3 PCLKB	2 ICLK	MCK
0008 C890h	SYSTEM	Counter-clock extension register 2	SCK2	8	8	2, 3 PCLKB	2 ICLK	
0009 0200h to 0009 03FFh	CAN0	Mailbox registers 0 to 31	MBO to 31	128	8, 16, 32	2, 3 PCLKB	2 ICLK	CAN
0009 0400h to 0009 041Fh	CAN0	Mask register 0 to 7	MKR0 to 7	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 0420h	CAN0	FIFO received ID compare register 0	FIDCR0	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 0424h	CAN0	FIFO received ID compare register 1	FIDCR1	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 0428h	CAN0	Mask invalid register	MKIVLR	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 042Ch	CAN0	Mailbox interrupt enable register	MIER	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 0820h to 0009 083Fh	CAN0	Message control registers 0 to 31	MCTL0 to 31	8	8	2, 3 PCLKB	2 ICLK	
0009 0840h	CAN0	Control register	CTLR	16	8, 16	2, 3 PCLKB	2 ICLK	
0009 0842h	CAN0	Status register	STR	16	8, 16	2, 3 PCLKB	2 ICLK	
0009 0844h	CAN0	Bit configuration register	BCR	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 0848h	CAN0	Receive FIFO control register	RFCR	8	8	2, 3 PCLKB	2 ICLK	
0009 0849h	CAN0	Receive FIFO pointer control register	RFPCR	8	8	2, 3 PCLKB	2 ICLK	
0009 084Ah	CAN0	Transmit FIFO control register	TFCR	8	8	2, 3 PCLKB	2 ICLK	
0009 084Bh	CAN0	Transmit FIFO pointer control register	TFPCR	8	8	2, 3 PCLKB	2 ICLK	
0009 084Ch	CAN0	Error interrupt enable register	EIER	8	8	2, 3 PCLKB	2 ICLK	
0009 084Dh	CAN0	Error interrupt factor judge register	EIFR	8	8	2, 3 PCLKB	2 ICLK	
0009 084Eh	CAN0	Receive error count register	RECR	8	8	2, 3 PCLKB	2 ICLK	
0009 084Fh	CAN0	Transmit error count register	TECR	8	8	2, 3 PCLKB	2 ICLK	
0009 0850h	CAN0	Error code store register	ECSR	8	8	2, 3 PCLKB	2 ICLK	
0009 0851h	CAN0	Channel search support register	CSSR	8	8	2, 3 PCLKB	2 ICLK	
0009 0852h	CAN0	Mailbox search status register	MSSR	8	8	2, 3 PCLKB	2 ICLK	
0009 0853h	CAN0	Mailbox search mode register	MSMR	8	8	2, 3 PCLKB	2 ICLK	
0009 0854h	CAN0	Time stamp register	TSR	16	16	2, 3 PCLKB	2 ICLK	
0009 0856h	CAN0	Acceptance filter support register	AFSR	16	16	2, 3 PCLKB	2 ICLK	
0009 0858h	CAN0	Test control register	TCR	8	8	2, 3 PCLKB	2 ICLK	
0009 1200h to 0009 13FFh	CAN1	Mailbox registers 0 to 31	MBO to 31	128	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 1400h to 0009 141Fh	CAN1	Mask register 0 to 7	MKR0 to 7	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 1420h	CAN1	FIFO received ID compare register 0	FIDCR0	32	8, 16, 32	2, 3 PCLKB	2 ICLK	
0009 1424h	CAN1	FIFO received ID compare register 1	FIDCR1	32	8, 16, 32	2, 3 PCLKB	2 ICLK	

Table 4.1 List of I/O Registers (Address Order) (48/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
000A 02A0h	USB1	Pipe 5 transaction counter enable register	PIPE5TRE	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶	
000A 02A2h	USB1	Pipe 5 transaction counter register	PIPE5TRN	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶	
000A 0400h	USB	Deep standby USB transceiver control/pin monitor register	DPUSR0R	32	32	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶	
000A 0404h	USB	Deep standby USB suspend/resume interrupt register	DPUSR1R	32	32	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶	
000A 0500h	PDC	PDC Control Register 0	PCCR0	32	32	2, 3PCLKA	2 ICLK	PDC
000A 0504h	PDC	PDC Control Register 1	PCCR1	32	32	2, 3PCLKA	2 ICLK	
000A 0508h	PDC	PDC Status Register	PCSR	32	32	2, 3PCLKA	2 ICLK	
000A 050Ch	PDC	PDC Pin Monitor Register	PCMNR	32	32	2, 3PCLKA	2 ICLK	
000A 0510h	PDC	PDC Receive Data Register	PCDR	32	32	2, 3PCLKA	2 ICLK	
000A 0514h	PDC	Vertical Capture Register	VCR	32	32	2, 3PCLKA	2 ICLK	
000A 0518h	PDC	Horizontal Capture Register	HCR	32	32	2, 3PCLKA	2 ICLK	
000C 0000h	EDMAC	EDMAC mode register	EDMR	32	32	5, 6 PCLKA	—	EDMAC
000C 0008h	EDMAC	EDMAC transmit request register	EDTRR	32	32	5, 6 PCLKA	—	
000C 0010h	EDMAC	EDMAC receive request register	EDRRR	32	32	5, 6 PCLKA	—	
000C 0018h	EDMAC	Transmit descriptor list start address register	TDLAR	32	32	5, 6 PCLKA	—	
000C 0020h	EDMAC	Receive descriptor list start address register	RDLAR	32	32	5, 6 PCLKA	—	
000C 0028h	EDMAC	ETHERC/EDMAC status register	EESR	32	32	5, 6 PCLKA	—	
000C 0030h	EDMAC	ETHERC/EDMAC status interrupt permission register	EESIPR	32	32	5, 6 PCLKA	—	
000C 0038h	EDMAC	Transmit/receive status copy enable register	TRSCER	32	32	5, 6 PCLKA	—	
000C 0040h	EDMAC	Receive missed-frame counter register	RMFCR	32	32	5, 6 PCLKA	—	
000C 0048h	EDMAC	Transmit FIFO threshold register	TFTR	32	32	5, 6 PCLKA	—	
000C 0050h	EDMAC	FIFO depth register	FDR	32	32	5, 6 PCLKA	—	
000C 0058h	EDMAC	Receiving method control register	RMCR	32	32	5, 6 PCLKA	—	
000C 0064h	EDMAC	Transmit FIFO underrun counter	TFUCR	32	32	5, 6 PCLKA	—	
000C 0068h	EDMAC	Receive FIFO overflow counter	RFOCR	32	32	5, 6 PCLKA	—	
000C 006Ch	EDMAC	Independent output signal setting register	IOSR	32	32	5, 6 PCLKA	—	
000C 0070h	EDMAC	Flow control start FIFO threshold setting register	FCFTR	32	32	5, 6 PCLKA	—	
000C 0078h	EDMAC	Receive data padding insert register	RPADIR	32	32	5, 6 PCLKA	—	
000C 007Ch	EDMAC	Transmit interrupt setting register	TRIMD	32	32	5, 6 PCLKA	—	
000C 00C8h	EDMAC	Receive buffer write address register	RBWAR	32	32	5, 6 PCLKA	—	
000C 00CCh	EDMAC	Receive descriptor fetch address register	RDFAR	32	32	5, 6 PCLKA	—	
000C 00D4h	EDMAC	Transmit buffer read address register	TBRAR	32	32	5, 6 PCLKA	—	
000C 00D8h	EDMAC	Transmit descriptor fetch address register	TDFAR	32	32	5, 6 PCLKA	—	

Table 5.6 DC Characteristics (4)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,
VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Permissible total power consumption* ¹	P _d	—	—	380	mW	* ²

Note 1. This is the total power consumption of the chip as a whole (including the power consumed by the output buffers).

Note 2. Contact a Renesas sales office or agent regarding further details of the conditions of measurement.

Table 5.7 Permissible Output Currents

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,
VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

Item		Symbol	Min.	Typ.	Max.	Unit
Permissible output low current (average value per pin)	All output pins* ¹	I _{OL}	—	—	2.0	mA
	All output pins* ²	I _{OL}			3.8	mA
Permissible output low current (max. value per pin)	All output pins* ¹	I _{OL}	—	—	4.0	mA
	All output pins* ²	I _{OL}			7.6	mA
Permissible output low current (total)	Total of all output pins	ΣI _{OL}	—	—	80	mA
Permissible output high current (average value per pin)	All output pins* ¹	I _{OH}	—	—	-2.0	mA
	USB_DPUPE pin* ²	I _{OH}	—	—	-3.8	mA
Permissible output high current (max. value per pin)	All output pins* ¹	I _{OH}	—	—	-4.0	mA
	All output pins* ²	I _{OH}	—	—	-7.6	mA
Permissible output high current (total)	Total of all output pins	ΣI _{OH}	—	—	-80	mA

Caution: To protect the LSI's reliability, the output current values should not exceed the values in this table.

Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.

Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to which high driving ability is fixed.

Table 5.13 Clock Timing (Sub-Clock Related)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, V_{BATT} = 2.0 to 3.6 V (for products with 100 pins or more), V_{BATT} = 2.3 to 3.6 V (for the 64-pin product), VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Sub-clock frequency	f _{SUB}	—	32.768	—	kHz	
Sub-clock oscillator start-up time	t _{SUBOSC}	—	—	*1		Figure 5.12
Sub-clock oscillation stabilization wait offset time*3	t _{SUBOSCWTO}	1.8	—	2.6	s	
Sub-clock oscillation stabilization wait time	t _{SUBOSCWT}	—	—	*2	s	


Note 1. When using a sub-clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.

Note 2. The number of cycles n selected by the value of the SOSCWTCSR.SSTS[4:0] bits determines the sub-clock oscillation stabilization waiting time in accord with the formula below.


$$t_{SUBOSCWT} = \max(t_{SUBOSC}, t_{SUBOSCWTO}) + \frac{n}{f_{SUB}}$$

The notation "max (t_{SUBOSC}, t_{SUBOSCWTO})" indicates whichever is higher of t_{SUBOSC} and t_{SUBOSCWTO}.

Note 3. The minimum value and maximum value of the sub-clock oscillation stabilization wait offset time (t_{SUBOSCWTO}) is the references only for 100-pin or more products. For 64-pin products, consider the value of t_{SUBOSCWT0} to be 0.



Test conditions: VOH = VCC × 0.7, VOL = VCC × 0.3, IOH = -1.0 mA, IOL = 1.0 mA, C = 30 pF

Figure 5.3 BCLK Pin Output, SDCLK Pin Output Timing**Figure 5.4 EXTAL External Clock Input Timing**




Figure 5.5 Main Clock Oscillation Start Timing




Figure 5.6 LOCO, IWDTCLOCK Oscillation Start Timing




Figure 5.7 HOCO Oscillation Start Timing (After Reset is Canceled by Setting the OFS1.HOCOEN Bit to 0)




Figure 5.8 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)



Figure 5.15 NMI Interrupt Input Timing




Figure 5.16 IRQ Interrupt Input Timing

Table 5.22 Timing of On-Chip Peripheral Modules (4)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V

PCLK = 8 to 50 MHz

 $T_a = T_{opr}$

High drive output is selected by the drive capacity control register.

Item		Symbol	Min.	Max.	Unit ^{*1}	Test Conditions
Simple SPI	SCK clock cycle output (master)	t_{SPcyc}	4	65536	t_{Pcyc}	Figure 5.42
	SCK clock cycle input (slave)		8	65536		
	SCK clock high pulse width	t_{SPCKWH}	0.4	0.6	t_{SPcyc}	
	SCK clock low pulse width	t_{SPCKWL}	0.4	0.6	t_{SPcyc}	
	SCK clock rise/fall time	t_{SPCKr}, t_{SPCKf}	—	20	ns	
	Data input setup time	t_{SU}	40	—	ns	Figure 5.43 to Figure 5.46
	Data input hold time	t_H	40	—	ns	
	SS input setup time	t_{LEAD}	1	—	t_{SPcyc}	
	SS input hold time	t_{LAG}	1	—	t_{SPcyc}	
	Data output delay time	t_{OD}	—	40	ns	Figure 5.46
	Data output hold time	t_{OH}	-10	—	ns	
	Data rise/fall time	t_{Dr}, t_{Df}	—	20	ns	
	SS input rise/fall time	t_{SSLr}, t_{SSLf}	—	20	ns	
	Slave access time	t_{SA}	—	5	t_{Pcyc}	
	Slave output release time	t_{REL}	—	5	t_{Pcyc}	

Note 1. t_{Pcyc} : PCLK cycle




Figure 5.53 MII Transmission Timing (Normal Operation)




Figure 5.54 MII Transmission Timing (Conflict Occurrence)






Figure 5.55 MII Reception Timing (Normal Operation)

**Figure 5.64** Voltage Detection Circuit Timing (V_{det0})**Figure 5.65** Voltage Detection Circuit Timing (V_{det1})

5.9 Oscillation Stop Detection Timing

Table 5.34 Oscillation Stop Detection Circuit Characteristics

Conditions: $V_{CC} = AVCC0 = VREFH = VCC_USB = V_{BATT} = 2.7$ to 3.6 V, $VREFH0 = 2.7$ V to $AVCC0$

$VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0$ V

$T_a = T_{opr}$

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Detection time	t_{dr}	—	—	1	ms	Figure 5.67




Figure 5.67 Oscillation Stop Detection Timing

5.11 ROM (Flash Memory for Code Storage) Characteristics

Table 5.36 ROM (Flash Memory for Code Storage) Characteristics (1)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6V, VREFH0 = 2.7V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0V

Temperature range for the programming/erasure operation: $T_a = T_{opr}$

Item	Symbol	min	typ	max	Unit	Condition
Reprogram/erasure cycle ^{*1}	N_{PEC}	1000	—	—	Times	
Data hold time	t_{DRP}	30 ^{*2}	—	—	Year	$T_a = +85^{\circ}\text{C}$

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times ($n = 1000$), erasing can be performed n times for each block. For instance, when 256-byte programming is performed 16 times for different addresses in 4-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. The result obtained from the reliability test.

Table 5.37 ROM (Flash Memory for Code Storage) Characteristics (2)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V

Temperature range for the programming/erasure operation: $T_a = T_{opr}$

Item	Symbol	FCLK = 4 MHz			20 MHz ≤ FCLK ≤ 50 MHz			Unit	
		Min.	Typ.	Max.	Min.	Typ.	Max.		
Programming time $N_{PEC} \leq 100$ times	128 bytes	t_{P128}	—	2.8	28	—	1	10	ms
	4 Kbytes	t_{P4K}	—	63	140	—	23	50	ms
	16 Kbytes	t_{P16K}	—	252	560	—	90	200	ms
Programming time $N_{PEC} > 100$ times	128 bytes	t_{P128}	—	3.4	33.6	—	1.2	12	ms
	4 Kbytes	t_{P4K}	—	75.6	168	—	27.6	60	ms
	16 Kbytes	t_{P16K}	—	302.4	672	—	108	240	ms
Erasure time $N_{PEC} \leq 100$ times	4 Kbytes	t_{E4K}	—	50	120	—	25	60	ms
	16 Kbytes	t_{E16K}	—	200	480	—	100	240	ms
Erasure time $N_{PEC} > 100$ times	4 Kbytes	t_{E4K}	—	60	144	—	30	72	ms
	16 Kbytes	t_{E16K}	—	240	576	—	120	288	ms
Suspend delay time during programming	t_{SPD}	—	—	400	—	—	120	μs	
First suspend delay time during erasure (in suspend priority mode)	t_{SESD1}	—	—	300	—	—	120	μs	
Second suspend delay time during erasure (in suspend priority mode)	t_{SESD2}	—	—	1.7	—	—	1.7	ms	
Suspend delay time during erasure (in erasure priority mode)	t_{SEED}	—	—	1.7	—	—	1.7	ms	
FCU reset time	t_{FCUR}	35	—	—	35	—	—	μs	




Figure B 176-pin LFBGA (PLBG0176GA-A)