



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Discontinued at Digi-Key |
| Core Processor | RX |
| Core Size | 32-Bit Single-Core |
| Speed | 100MHz |
| Connectivity | CANbus, EBI/EMI, I ² C, LINbus, SCI, SPI, USB |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 111 |
| Program Memory Size | 768KB (768K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 32K x 8 |
| RAM Size | 128K x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V |
| Data Converters | A/D 8x10b, 21x12b; D/A 2x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 144-LQFP |
| Supplier Device Package | 144-LFQFP (20x20) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631addfb-v0 |

Table 1.4 Pin Functions (2/6)

| Classifications | Pin Name | I/O | Description |
|-----------------------------------|--------------------------------------|--------|--|
| Bus control | RD# | Output | Strobe signal which indicates that reading from the external bus interface space is in progress. |
| | WR# | Output | Strobe signal which indicates that writing to the external bus interface space is in progress, in 1-write strobe mode. |
| | WR0# to WR3# | Output | Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8, D23 to D16, and D31 to D24) is valid in writing to the external bus interface space, in byte strobe mode. |
| | BC0# to BC3# | Output | Strobe signals which indicate that either group of data bus pins (D7 to D0, D15 to D8, D23 to D16, and D31 to D24) is valid in access to the external bus interface space, in 1-write strobe mode. |
| | ALE | Output | Address latch signal when address/data multiplexed bus is selected. |
| | CKE | Output | Output pin for SDRAM clock enable signals. |
| | SDCS# | Output | Output pin for SDRAM chip select signals. |
| | RAS# | Output | Output pin for SDRAM row address strobe signals. |
| | CAS# | Output | Output pin for SDRAM column address strobe signals. |
| | WE# | Output | Output pin for SDRAM write enable signals. |
| EXDMA controller | DQM0 to DQM3 | Output | Output pins for SDRAM I/O data mask enable signals. |
| | CS0# to CS7# | Output | Select signals for CS area. |
| Interrupt | WAIT# | Input | Input pins for wait request signals in access to the external space. |
| | EDREQ0, EDREQ1 | | Input pins for external DMA transfer requests. |
| Multi-function timer pulse unit 2 | EDACK0, EDACK1 | | Output pins for single address transfer acknowledge signals. |
| | NMI | Input | Non-maskable interrupt request signal. |
| Multi-function timer pulse unit 2 | IRQ0 to IRQ15 | Input | Maskable interrupt request signals. |
| | MTIOC0A, MTIOC0B MTIOC0C, MTIOC0D | I/O | The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins. |
| | MTIOC1A, MTIOC1B | I/O | The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins. |
| | MTIOC2A, MTIOC2B | I/O | The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins. |
| | MTIOC3A, MTIOC3B MTIOC3C, MTIOC3D | I/O | The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins. |
| | MTIOC4A, MTIOC4B MTIOC4C, MTIOC4D | I/O | The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins. |
| | MTIC5U, MTIC5V MTIC5W | Input | The TGRU5, TGRV5, and TGRW5 input capture input/dead time compensation input pins. |
| | MTCLKA, MTCLKB MTCLKC, MTCLKD | Input | Input pins for external clock signals. |
| | POE0# to POE3# POE8# | Input | Input pins for request signals to place the MTU large-current pins in the high impedance state. |

Table 1.4 Pin Functions (6/6)

| Classifications | Pin Name | I/O | Description |
|---------------------|----------------------|-------|--|
| Analog power supply | AVCC0 | Input | Analog voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC if the 12-bit A/D converter is not to be used. |
| | AVSS0 | Input | Analog ground pin for the 12-bit A/D converter. Connect this pin to VSS if the 12-bit A/D converter is not to be used. |
| | VREFH0 | Input | Analog reference voltage supply pin for the 12-bit A/D converter. Connect this pin to VCC if the 12-bit A/D converter is not to be used. |
| | VREFL0 | Input | Analog reference ground pin for the 12-bit A/D converter. Connect this pin to VSS if the 12-bit A/D converter is not to be used. |
| | VREFH | Input | Reference voltage input pin for the 10-bit A/D converter and D/A converter. This is used as the analog power supply for the respective modules. Connect this pin to VCC if neither the 10-bit A/D converter nor the D/A converter is in use. |
| I/O ports | VREFL | Input | Reference ground pin for the 10-bit A/D converter and D/A converter. This is used as the analog ground for the respective modules. Set this pin to the same potential as the VSS pin. |
| | P00 to P03, P05, P07 | I/O | 6-bit input/output pins. |
| | P10 to P17 | I/O | 8-bit input/output pins. |
| | P20 to P27 | I/O | 8-bit input/output pins. |
| | P30 to P37 | I/O | 8-bit input/output pins. (P35 is an input pin) |
| | P40 to P47 | I/O | 8-bit input/output pins. |
| | P50 to P57 | I/O | 8-bit input/output pins. |
| | P60 to P67 | I/O | 8-bit input/output pins. |
| | P70 to P77 | I/O | 8-bit input/output pins. |
| | P80 to P87 | I/O | 8-bit input/output pins. |
| | P90 to P97 | I/O | 8-bit input/output pins. |
| | PA0 to PA7 | I/O | 8-bit input/output pins. |
| | PB0 to PB7 | I/O | 8-bit input/output pins. |
| | PC0 to PC7 | I/O | 8-bit input/output pins. |
| | PD0 to PD7 | I/O | 8-bit input/output pins. |
| | PE0 to PE7 | I/O | 8-bit input/output pins. |
| | PF0 to PF5 | I/O | 6-bit input/output pins. |
| | PG0 to PG7 | I/O | 8-bit input/output pins. |
| | PJ3, PJ5 | I/O | 2-bit input/output pins. |

| | A | B | C | D | E | F | G | H | J | K | L | M | N | | | |
|----|-------|--------|--------|-----|---|--------|----------|-------|-----|-----|-----|-----|---------|---------|---------|---|
| 13 | PE3 | PE4 | VSS | PE6 | P67 | PA2 | PA4 | PA7 | PB1 | PB5 | VSS | VCC | P74 | 13 | | |
| 12 | PE1 | PE2 | P70 | PE5 | P65 | PA1 | VCC | PB0 | PB2 | PB6 | P73 | PC1 | P75 | 12 | | |
| 11 | P62 | P61 | PE0 | VCC | P66 | VSS | PA6 | P71 | PB4 | PB7 | PC2 | PC0 | PC3 | 11 | | |
| 10 | VSS | VCC | P63 | PE7 | PA0 | PA3 | PA5 | P72 | PB3 | P76 | PC4 | P77 | P82 | 10 | | |
| 9 | PD6 | PD4 | PD7 | P64 | RX63N Group RX631 Group PTLG0145KA-A (145-pin TFLGA) (Top perspective view) | | | | | | P80 | PC5 | P81 | PC7 | 9 | |
| 8 | PD2 | PD0 | PD3 | P60 | | | | | | | VCC | P83 | PC6 | VSS | 8 | |
| 7 | P92 | P91 | PD1 | PD5 | | | | | | | P51 | P52 | P50 | P55 | 7 | |
| 6 | P90 | P47 | VSS | P93 | | | | | | | P53 | P56 | VSS_USB | USB0_DP | 6 | |
| 5 | P45 | P43 | P46 | VCC | P44 | | | | | | | P54 | P13 | VCC_USB | USB0_DM | 5 |
| 4 | P42 | VREFL0 | P41 | P01 | EMLE | VBATT | BSCANP | P35 | P30 | P15 | P24 | P12 | P14 | | 4 | |
| 3 | P40 | P05 | VREFH0 | P03 | PJ5 | PJ3 | MD/FINED | VSS | P32 | P31 | P16 | P86 | P87 | | 3 | |
| 2 | P07 | AVCC0 | P02 | PF5 | VCL | XCOUNT | RES# | VCC | P33 | P26 | P23 | P17 | P20 | | 2 | |
| 1 | AVSS0 | VREFH | VREFL | P00 | VSS | XCIN | XTAL | EXTAL | P34 | P27 | P25 | P22 | P21 | | 1 | |
| | A | B | C | D | E | F | G | H | J | K | L | M | N | | | |

Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.7, List of Pins and Pin Functions (145-Pin TFLGA).

Figure 1.6 Pin Assignment (145-Pin TFLGA)





Figure 1.7 Pin Assignment (144-Pin LQFP)



Note: This figure indicates the power supply pins and I/O port pins. For the pin configuration, see Table 1.10, List of Pins and Pin Functions (100-Pin LQFP).

Figure 1.9 Pin Assignment (100-Pin LQFP)

Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (1/5)

| Pin Number 177-Pin TFLGA 176-Pin LFBGA | Power Supply Clock System Control | I/O Port | Bus EXDMAC SDRAMC | Timer (MTU, TPU, TMR, PPG, RTC, POE) | Communications (ETHERC, SCIC, SCID, RSPI, RIIC, CAN, IEB, USB, and PDC) | Interrupt | S12AD, AD, DA |
|--|---|----------|-------------------------|--|--|-----------|------------------|
| A1 | AVSS0 | | | | | | |
| A2 | AVCC0 | | | | | | |
| A3 | VREFL0 | | | | | | |
| A4 | | P42 | | | | IRQ10-DS | AN002 |
| A5 | | P46 | | | | IRQ14-DS | AN006 |
| A6 | VCC | | | | | | |
| A7 | VSS | | | | | | |
| A8 | | P94 | A20/D20 | | | | |
| A9 | VCC | | | | | | |
| A10 | | P97 | A23/D23 | | | | |
| A11 | | PD6 | D6[A6/D6] | MTIC5V/POE1# | SSLC2 | IRQ6 | AN6 |
| A12 | | P60 | CS0# | | | | |
| A13 | | P63 | CS3#/CAS# | | | | |
| A14 | | PE1 | D9[A9/D9] | MTIOC4C/TIOCD9/PO18 | TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/RSPCKB | | ANEX1 |
| A15 | | PE2 | D10[A10/D10] | MTIOC4A/TIOCA9/PO23 | RXD12/SMISO12/ SSCL12/RXDX12/SSLB3/ MOSIB | IRQ7-DS | AN0 |
| B1 | | P05 | | | | IRQ13 | DA1 |
| B2 | | P07 | | | | IRQ15 | ADTRG0# |
| B3 | | P40 | | | | IRQ8-DS | AN000 |
| B4 | | P41 | | | | IRQ9-DS | AN001 |
| B5 | | P47 | | | | IRQ15-DS | AN007 |
| B6 | | P91 | A17/D17 | | SCK7 | | AN015 |
| B7 | | P92 | A18/D18 | | RXD7/SMISO7/SSCL7 | | AN016 |
| B8 | | PD1 | D1[A1/D1] | MTIOC4B/TIOCB7/ TCLKG | MOSIC/CTX0 | IRQ1 | AN009 |
| B9 | | P96 | A22/D22 | | | | |
| B10 | | PD4 | D4[A4/D4] | POE3# | SSLC0 | IRQ4 | AN012 |
| B11 | | PG1 | D25 | | | | |
| B12 | VSS | | | | | | |
| B13 | | P64 | CS4#/WE# | | | | |
| B14 | | PE0 | D8[A8/D8] | TIOCC9 | SCK12/SSLB1 | | ANEX0 |
| B15 | | PE3 | D11[A11/D11] | MTIOC4B/TIOCB9/PO26/ POE8# | ET_ERXD3/CTS12#/RTS12#/SS12#/MISOB | | AN1 |
| C1 | VREFL | | | | | | |
| C2 | VREFH | | | | | | |
| C3 | VREFH0 | | | | | | |
| C4 | | P43 | | | | IRQ11-DS | AN003 |
| C5 | | P45 | | | | IRQ13-DS | AN005 |
| C6 | | P90 | A16/D16 | | TXD7/SMOSI7/SSDA7 | | AN014 |
| C7 | | PD0 | D0[A0/D0] | TIOCA7 | | IRQ0 | AN008 |
| C8 | | PD2 | D2[A2/D2] | MTIOC4D/TIOCA8 | MISOC/CRX0 | IRQ2 | AN010 |
| C9 | | PD3 | D3[A3/D3] | TIOCB8/TCLKH/POE8# | RSPCKC | IRQ3 | AN011 |
| C10 | | PG0 | D24 | | | | |
| C11 | VCC | | | | | | |
| C12 | | P62 | CS2#/RAS# | | | | |
| C13 | | PE4 | D12[A12/D12] | MTIOC4D/MTIOC1A/ TIOCA10/PO28 | ET_ERXD2/SSLB0 | | AN2 |

Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA) (1/5)

| Pin No. | Power Supply Clock System Control | I/O Port | Bus EXDMAC | Timers (MTU, TPU, TMR, PPG, RTC, POE) | Communications (ETHERC, SCIC, SCIa, RSPI, I2C, CAN, IEB, USB) | Interrupt | S12AD AD DA |
|---------|--|----------|---------------|--|--|-----------|-------------------|
| A1 | | P05 | | | | IRQ13 | DA1 |
| A2 | VREFH | | | | | | |
| A3 | | P07 | | | | IRQ15 | ADTRG0# |
| A4 | VREFLO | | | | | | |
| A5 | | P43 | | | | IRQ11-DS | AN003 |
| A6 | | PD0 | D0[A0/D0] | | | IRQ0 | AN008 |
| A7 | | PD4 | D4[A4/D4] | POE3# | | IRQ4 | AN012 |
| A8 | | PE0 | D8[A8/D8] | | SCK12/SSLB1 | | ANEX0 |
| A9 | | PE1 | D9[A9/D9] | MTIOC4C/ PO18 | TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/ RSPCKB | | ANEX1 |
| A10 | | PE2 | D10[A10/D10] | MTIOC4A/ PO23 | RXD12/SMISO12/ SSCL12/RXDX12/ SSLB3/MOSIB | IRQ7-DS | AN0 |
| B1 | EMLE | | | | | | |
| B2 | AVSS0 | | | | | | |
| B3 | AVCC0 | | | | | | |
| B4 | | P40 | | | | IRQ8-DS | AN000 |
| B5 | | P44 | | | | IRQ12-DS | AN004 |
| B6 | | PD1 | D1[A1/D1] | MTIOC4B | CTX0*1 | IRQ1 | AN009 |
| B7 | | PD3 | D3[A3/D3] | POE8# | | IRQ3 | AN011 |
| B8 | | PD6 | D6[A6/D6] | MTIC5V/ POE1# | | IRQ6 | AN6 |
| B9 | | PD7 | D7[A7/D7] | MTIC5U/ POE0# | | IRQ7 | AN7 |
| B10 | | PE3 | D11[A11/D11] | MTIOC4B/ PO26/POE8# | CTS12#/RTS12#/ SS12#/MISOB/ ET_ERXD3 | | AN1 |
| C1 | VCL | | | | | | |
| C2 | VREFL | | | | | | |
| C3 | | PJ3 | | MTIOC3C | CTS6#/RTS6#/ CTS0#/RTS0#/ SS6#/SS0# | | |
| C4 | VREFH0 | | | | | | |
| C5 | | P42 | | | | IRQ10-DS | AN002 |
| C6 | | P47 | | | | IRQ15-DS | AN007 |
| C7 | | PD2 | D2[A2/D2] | MTIOC4D | CRX0*1 | IRQ2 | AN010 |
| C8 | | PD5 | D5[A5/D5] | MTIC5W/ POE2# | | IRQ5 | AN013 |
| C9 | | PE5 | D13[A13/D13] | MTIOC4C/ MTIOC2B | RSPCKB/ ET_RX_CLK/ REF50CK | IRQ5 | AN3 |
| C10 | | PE4 | D12[A12/D12] | MTIOC4D/ MTIOC1A/ PO28 | SSLB0/ET_ERXD2 | | AN2 |
| D1 | XCIN | | | | | | |

2. CPU

The RX CPU has sixteen general-purpose registers, nine control registers, and one accumulator used for DSP instructions.




Figure 2.1 Register Set of the CPU

Table 4.1 List of I/O Registers (Address Order) (30/50)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Related Function |
|------------|---------------|-------------------------------|-----------------|----------------|-------------|-------------------------|-----------|------------------|
| | | | | | | ICLK≥PCLK | ICLK<PCLK | |
| 0008 C046h | PORT6 | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | I/O Ports |
| 0008 C047h | PORT7 | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C048h | PORT8 | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C049h | PORT9 | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C04Ah | PORTA | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C04Bh | PORTB | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C04Ch | PORTC | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C04Dh | PORTD | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C04Eh | PORTE | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C04Fh | PORTF | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C050h | PORTG | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C052h | PORTJ | Port input data register | PIDR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C060h | PORT0 | Port input data register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C061h | PORT1 | Port input data register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C062h | PORT2 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C063h | PORT3 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C064h | PORT4 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C065h | PORT5 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C066h | PORT6 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C067h | PORT7 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C068h | PORT8 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C069h | PORT9 | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C06Ah | PORTA | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C06Bh | PORTB | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C06Ch | PORTC | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C06Dh | PORTD | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C06Eh | PORTE | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C06Fh | PORTF | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C070h | PORTG | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C072h | PORTJ | Port mode register | PMR | 8 | 8 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C080h | PORT0 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C081h | PORT0 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C082h | PORT1 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C083h | PORT1 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C084h | PORT2 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C085h | PORT2 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C086h | PORT3 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C087h | PORT3 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C088h | PORT4 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C089h | PORT4 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C08Ah | PORT5 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C08Bh | PORT5 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C08Ch | PORT6 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C08Dh | PORT6 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C08Eh | PORT7 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C08Fh | PORT7 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C090h | PORT8 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C091h | PORT8 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C092h | PORT9 | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C093h | PORT9 | Open drain control register 1 | ODR1 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |
| 0008 C094h | PORTA | Open drain control register 0 | ODR0 | 8 | 8, 16 | 2, 3 PCLKB | 2 ICLK | |

Table 4.1 List of I/O Registers (Address Order) (40/50)

| Address | Module Symbol | Register Name | Register Symbol | Number of Bits | Access Size | Number of Access States | | Related Function |
|------------|---------------|-----------------------------------|-----------------|----------------|-------------|-------------------------|---|------------------|
| | | | | | | ICLK≥PCLK | ICLK<PCLK | |
| 000A 0054h | USB0 | USB request type register | USBREQ | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 0056h | USB0 | USB request value register | USBVAL | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 0058h | USB0 | USB request index register | USBIDX | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 005Ah | USB0 | USB request length register | USBLENG | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 005Ch | USB0 | DCP configuration register | DCPCFG | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 005Eh | USB0 | DCP maximum packet size register | DCPMAXP | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 0060h | USB0 | DCP control register | DCPCTR | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 0064h | USB0 | Pipe window select register | PIPESEL | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | USBa |
| 000A 0068h | USB0 | Pipe configuration register | PIPECFG | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |
| 000A 006Ch | USB0 | Pipe maximum packet size register | PIPEMAXP | 16 | 16 | 9 PCLKB or more | Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) ⁶ | |

Table 5.4 DC Characteristics (3) (for D and G Versions (-40 ≤ Ta ≤ +85°C))

Conditions: VCC = AVCC0 = VREFH = VCC_USB = V_{BATT} = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

| Item | | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | |
|--------------------------------|--|--|-----------------------|------|------|------|--|---|--|
| Supply current*1 | High-speed operating mode | Max.*2 | I _{CC} *3 | — | — | 100 | mA | ICLK = 100 MHz PCLKA = 100MHz PCLKB = 50 MHz FCLK = 50 MHz BCLK = 100MHz | |
| | | Normal *4 | | — | 52 | — | | | |
| | | Peripheral function: clock signal supplied*4 | | — | 40 | — | | | |
| | | Peripheral function: clock signal stopped*4 | | — | 25 | 65 | | | |
| | | Sleep mode | | — | 20 | 38 | | | |
| | | All-module-clock-stop mode (reference value) | | — | 15 | — | | | |
| | | Increased by BGO operation*5 | | — | 4 | — | | ICLK = 1 MHz | |
| | | Low-speed operating mode 1*6 | | — | 1 | — | | ICLK = 32.768 kHz | |
| | Deep software standby mode | Low-speed operating mode 2 | | — | 0.2 | 6 | | | |
| | | Software standby mode | | — | 22 | 200 | μA | | |
| | | Power supplied to RAM and USB resume detecting unit | | — | 21 | 60 | | | |
| | | Power not supplied to RAM and USB resume detecting unit | | — | 6.2 | 28 | | | |
| | | Power-on reset circuit and low-power consumption function disabled | | — | 1.0 | — | | | |
| | | Power-on reset circuit and low-power | | — | 3.0 | — | | | |
| Analog power supply current*7 | Increase when the RTC is operating | When a crystal oscillator for low clock loads is in use | | — | 0.9 | — | V _{BATT} = 2.0 V, VCC = 0V | V _{BATT} = 2.0 V, VCC = 0V | |
| | | When a crystal oscillator for standard clock loads is in use | | — | 1.6 | — | | | |
| | | When a crystal oscillator for low clock loads is in use | | — | 1.7 | — | | | |
| | | When a crystal oscillator for standard clock loads is in use | | — | 3.3 | — | | | |
| | | When a crystal oscillator for standard clock loads is in use | | — | — | — | | | |
| | RTC operating while VCC is off (with the battery backup function, only the RTC and sub-clock oscillator operate) | When a crystal oscillator for low clock loads is in use | | — | — | — | V _{BATT} = 3.3 V, VCC = 0V | V _{BATT} = 2.0 V(for products with 100 pins or more), VBATT = 2.3 V (for the 64-pin product), VCC = 0V | |
| | | When a crystal oscillator for standard clock loads is in use | | — | — | — | | | |
| | | When a crystal oscillator for low clock loads is in use | | — | — | — | | | |
| | | When a crystal oscillator for standard clock loads is in use | | — | — | — | | | |
| | | When a crystal oscillator for standard clock loads is in use | | — | — | — | | | |
| Reference power supply current | During 12-bit A/D conversion (including temperature sensor) | | I _{AVCC0} | — | 2.3 | 3.2 | mA | | |
| | During 10-bit A/D conversion | | I _{VREFH} *9 | — | 1.0 | 1.65 | mA | | |
| | During D/A conversion (per unit) | | | — | 0.7 | 1.0 | mA | | |
| Reference power supply current | Waiting for A/D, D/A conversion (all units)*10 | | — | — | 25 | 35 | μA | | |
| | A/D, D/A converter in standby mode (all units)*10 | | | — | 0.1 | 4.0 | μA | | |
| | During 12-bit A/D conversion | | I _{VREFH0} | — | 0.6 | 0.7 | mA | | |
| Reference power supply current | Waiting for 12-bit A/D conversion (per unit) | | | — | 0.5 | 0.6 | mA | | |
| | 12-bit A/D converter in standby mode (per unit) | | | — | 0.1 | 2.0 | μA | | |

Table 5.5 DC Characteristics (4) (for G Version ($+85 < T_a \leq +105^\circ\text{C}$))

Conditions: $\text{VCC} = \text{AVCC}_0 = \text{VREFH} = \text{VCC}_{\text{USB}} = \text{V}_{\text{BATT}} = 2.7$ to 3.6 V, $\text{VREFH}_0 = 2.7$ V to AVCC_0 ,
 $\text{VSS} = \text{AVSS}_0 = \text{VREFL}/\text{VREFL}_0 = \text{VSS}_{\text{USB}} = 0$ V, $T_a = T_{\text{opr}}$

| Item | | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions | | |
|---|---|---|--------------------------------|------|------|-------|------|---|--|--|
| Supply current* ¹ | High-speed operating mode | Max.* ² | I _{CC} * ³ | — | — | 115 | mA | ICLK = 100 MHz PCLKA = 100MHz PCLKB = 50 MHz FCLK = 50 MHz BCLK = 100MHz | | |
| | | Normal * ⁴ | | — | 52 | — | | | | |
| | | Peripheral function: clock signal supplied* ⁴ | | — | 40 | — | | | | |
| | | Peripheral function: clock signal stopped* ⁴ | | — | 25 | 80 | | | | |
| | | Sleep mode | | — | 20 | 53 | | | | |
| | | All-module-clock-stop mode (reference value) | | — | 15 | — | | | | |
| | | Increased by BGO operation* ⁵ | | — | 4 | — | | | | |
| | | Low-speed operating mode 1* ⁶ | | — | 1 | — | | | | |
| | | Low-speed operating mode 2 | | — | 0.2 | 9 | | | | |
| | | Software standby mode | | — | 22 | 200 | μA | $\text{V}_{\text{BATT}} = 2.0$ V, $\text{VCC} = 0$ V $\text{V}_{\text{BATT}} = 3.3$ V, $\text{VCC} = 0$ V $\text{V}_{\text{BATT}} = 2.0$ V(for products with 100 pins or more), $\text{VBATT} = 2.3$ V (for the 64-pin product), $\text{VCC} = 0$ V $\text{V}_{\text{BATT}} = 3.3$ V, $\text{VCC} = 0$ V | | |
| Analog power supply current* ⁷ | Deep software standby mode | Power supplied to RAM and USB resume detecting unit | | — | 21 | 60 | | | | |
| | | Power not supplied to RAM and USB resume detecting unit | | — | 6.2 | 28 | | | | |
| | | Power-on reset circuit and low-power consumption function disabled | | — | 1.0 | — | | | | |
| | | Power-on reset circuit and low-power consumption function enabled | | — | 3.0 | — | | | | |
| | | Increase when the RTC is operating | | — | 0.9 | — | | | | |
| | | When a crystal oscillator for low clock loads is in use | | — | 1.6 | — | | | | |
| | | When a crystal oscillator for standard clock loads is in use | | — | 1.7 | — | | | | |
| | | RTC operating while VCC is off (with the battery backup function, only the RTC and sub-clock oscillator operate) | | — | 3.3 | — | | | | |
| | | When a crystal oscillator for low clock loads is in use | | — | 25 | 35 | μA | | | |
| | | When a crystal oscillator for standard clock loads is in use | | — | 0.1 | 5 | | | | |
| Reference power supply current | During 12-bit A/D conversion (including temperature sensor) | I _{AVCC0} | — | 2.3 | 3.2 | mA | | | | |
| | During 10-bit A/D conversion | I _{VREFH} * ⁹ | — | 1.0 | 1.65 | mA | | | | |
| | During D/A conversion (per unit) | | — | 0.7 | 1.0 | mA | | | | |
| RAM standby voltage | Waiting for A/D, D/A conversion (all units)* ¹⁰ | I _{VREFH0} | — | 0.6 | 0.7 | mA | | | | |
| | A/D, D/A converter in standby mode (all units)* ¹⁰ | | — | 0.5 | 0.6 | mA | | | | |
| | 12-bit A/D converter in standby mode (per unit) | | — | 0.1 | 2.0 | μA | | | | |
| VCC rising gradient | | | V _{RAM} | 2.7 | — | — | V | | | |
| VCC falling gradient* ⁸ | | | SrVCC | 8.4 | — | 20000 | μs/V | | | |
| | | | SfVCC | 8.4 | — | — | μs/V | | | |

Table 5.10 Operation Frequency Value (Low-Speed Operating Mode 2)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = V_{BATT} = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

| Item | | Symbol | Min. | Typ. | Max. | Unit |
|---------------------|---------------------------------|------------------------------------|------|------|--------|------|
| Operation frequency | System clock (ICLK) | f | 32 | — | 143.75 | kHz |
| | Peripheral module clock (PCLKA) | | — | — | 143.75 | |
| | Peripheral module clock (PCLKB) | | — | — | 143.75 | |
| | FlashIF clock (FCLK) | | 32 | — | 143.75 | |
| | External bus clock (BCLK) | Packages with 177 to 144 pins | — | — | 143.75 | |
| | | Packages with 100 pins or less | — | — | 143.75 | |
| | BCLK pin output | Packages with 177 to 144 pins | — | — | 143.75 | |
| | | Packages with 100 pins or less | — | — | 143.75 | |
| | SDRAM clock (SDCLK) | Packages with 177 to 144 pins only | — | — | 143.75 | |
| | SDCLK pin output | Packages with 177 to 144 pins only | — | — | 143.75 | |
| USB clock (UCLK) | | — | — | — | 143.75 | |
| IEBUS clock (IECLK) | | — | — | — | 143.75 | |

5.3.1 Reset Timing

Table 5.11 Reset Timing

Conditions: VCC = AVCC0 = VREFH = VCC_USB = V_{BATT} = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V, T_a = T_{opr}

| Item | | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---|--|--------------------|------|------|------|------------------|-----------------|
| RES# pulse width | Power-on | t _{RESWP} | 2 | — | — | ms | Figure 5.1 |
| | Deep software standby mode | t _{RESWD} | 1 | — | — | ms | Figure 5.2 |
| | Software standby mode, low-speed operating mode 2 | t _{RESWS} | 1 | — | — | ms | |
| | Programming or erasure of the ROM or E2 data-flash memory or blank checking of the E2 DataFlash memory | t _{RESW} | 200 | — | — | μs | |
| | Other than above | t _{RESW} | 200 | — | — | μs | |
| Wait time after RES# cancellation | | t _{RESWT} | 59 | — | 60 | t _{cyc} | Figure 5.1 |
| Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset) | | t _{RESW2} | 112 | — | 120 | t _{cyc} | |




**Figure 5.9 HOCO Power Supply Control Timing****Figure 5.10 PLL Clock Oscillation Start Timing (PLL is Operated after Main Clock Oscillation Has Settled)****Figure 5.11 PLL Clock Oscillation Start Timing (PLL is Operated before Main Clock Oscillation Has Settled)**



Figure 5.15 NMI Interrupt Input Timing




Figure 5.16 IRQ Interrupt Input Timing


**Figure 5.25 SDRAM Space Single Write Bus Timing**

Table 5.20 Timing of On-Chip Peripheral Modules (2)

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V^{*1}, VREFH0 = 2.7 V to AVCC0^{*1},
 VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V,
 PCLK = 8 to 50 MHz,
 $T_a = T_{opr}$
 High drive output is selected by the drive capacity control register.

| Item | | | Symbol | Min. | Max. | Unit ^{*2} | Test Conditions | |
|------|------------------------------|---|--|---|------|--------------------|---|--|
| RSPI | RSPCK clock cycle | Master | t _{SPCyc} | 2 | 4096 | t _{Pcyc} | Figure 5.42 C = 30 pF | |
| | | Slave | | 8 | 4096 | | | |
| | RSPCK clock high pulse width | Master | t _{SPCKWH} | (t _{SPCyc} - t _{SPCKR} - t _{SPCKF}) / 2 - 3 | — | ns | | |
| | | Slave | | (t _{SPCyc} - t _{SPCKR} - t _{SPCKF}) / 2 | — | | | |
| | RSPCK clock low pulse width | Master | t _{SPCKWL} | (t _{SPCyc} - t _{SPCKR} - t _{SPCKF}) / 2 - 3 | — | ns | | |
| | | Slave | | (t _{SPCyc} - t _{SPCKR} - t _{SPCKF}) / 2 | — | | | |
| | RSPCK clock rise/fall time | Output [packages with 177 to 144 pins] | t _{SPCKr} , t _{SPCKf} | — | 5 | ns | | |
| | | Output [packages with 100 pins or less] | | — | 10 | | | |
| | | Input | | — | 1 | μs | | |
| | Data input setup time | Master [packages with 177 to 144 pins] | t _{SU} | 15 | — | ns | Figure 5.43 to Figure 5.46 C = 30 pF | |
| | | VCC ≥ 3.0 V | | 20 | — | | | |
| | | VCC < 3.0 V | | 30 | — | | | |
| | | Master [packages with 100 pins or less] | | 20 - t _{Pcyc} | — | | | |
| | Data input hold time | Master | t _H | 0 | — | ns | | |
| | | Slave | | 20 + 2 × t _{Pcyc} | — | | | |
| | SSL setup time | Master | t _{LEAD} | 1 | 8 | t _{SPCyc} | | |
| | | Slave | | 4 | — | t _{Pcyc} | | |
| | SSL hold time | Master | t _{LAG} | 1 | 8 | t _{SPCyc} | | |
| | | Slave | | 4 | — | t _{Pcyc} | | |

Note 1. When operation at 3.0 V or a lower voltage is needed, please contact a Renesas sales office.

Note 2. t_{Pcyc}: PCLK cycle




Figure 5.45 RSPI Timing (Slave, CPHA = 0) and Simple SPI Timing (Slave, CKPH = 1)




Figure 5.46 RSPI Timing (Slave, CPHA = 1) and Simple SPI Timing (Slave, CKPH = 0)

5.6 D/A Conversion Characteristics

Table 5.31 D/A Conversion Characteristics

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to VCC

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V

T_a = T_{opr}

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|----------------------|------|------|------|------|-----------------------|
| Resolution | 10 | 10 | 10 | Bit | |
| Conversion time | — | — | 3.0 | μs | 20-pF capacitive load |
| Absolute accuracy | — | ±2.0 | ±4.0 | LSB | 2-MΩ resistive load |
| | — | — | ±3.0 | LSB | 4-MΩ resistive load |
| | — | — | ±2.0 | LSB | 10-MΩ resistive load |
| RO output resistance | — | 3.6 | — | kΩ | |

5.7 Temperature Sensor Characteristics

Table 5.32 Temperature Sensor Characteristics

Conditions: VCC = AVCC0 = VREFH = VCC_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to VCC

VSS = AVSS0 = VREFL/VREFL0 = VSS_USB = 0 V

T_a = T_{opr}

| Item | Min. | Typ. | Max. | Unit | Test Conditions |
|-------------------------------|------|------|------|-------|-----------------|
| Relative accuracy | — | ±1 | — | °C | |
| Temperature slope | — | 4.1 | — | mV/°C | |
| Output voltage (@25°C) | — | 1.26 | — | V | |
| Temperature sensor start time | — | — | 30 | μs | |
| Sampling time | — | — | 5 | μs | |




Figure F 100-pin TFLGA (PTLG0100JA-A)