

Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b, 21x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631bcdlk-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631bcdlk-u0</a>

**Table 1.1 Outline of Specifications (5/6)**

Classification	Module/Function	Description
Communication function	Ethernet controller (ETHERC)	<ul style="list-style-type: none"> <li>Input and output of Ethernet/IEEE 802.3 frames</li> <li>Transfer at 10 or 100 Mbps</li> <li>Full- and half-duplex modes</li> <li>MII (Media Independent Interface) or RMII (Reduced Media Independent Interface) as defined in IEEE 802.3u</li> <li>Detection of Magic Packets™*1 or output of a "wake-on-LAN" signal (WOL)</li> <li>Compliance with flow control as defined in IEEE 802.3x standards</li> </ul> <p>Note 1. Magic Packet™ is a registered trademark of Advanced Micro Devices, Inc.</p>
	DMA controller for Ethernet controller (EDMAC)	<ul style="list-style-type: none"> <li>Alleviation of CPU loads by the descriptor control method</li> <li>Transmission FIFO: 2 Kbytes; Reception FIFO: 2 Kbytes</li> </ul>
	USB 2.0 host/function module (USBa)	<ul style="list-style-type: none"> <li>Includes a UDC (USB Device Controller) and transceiver for USB 2.0</li> <li>Host/function module: one port, function module: one port</li> <li>Compliance with the USB 2.0 specification</li> <li>Transfer rate: Full speed (12 Mbps)</li> <li>Self-power mode and bus-power mode are selectable</li> <li>OTG (On the Go) operation is possible</li> <li>Incorporates 2 Kbytes of RAM as a transfer buffer</li> </ul>
	Serial communications interfaces (SCIc, SCId)	<ul style="list-style-type: none"> <li>13 channels (SCIc: 12 channels + SCId: 1 channel)</li> <li>SCIc <ul style="list-style-type: none"> <li>Serial communications modes: Asynchronous, clock synchronous, and smart-card interface</li> <li>Multi-processor function</li> <li>On-chip baud rate generator allows selection of the desired bit rate</li> <li>Choice of LSB-first or MSB-first transfer</li> <li>Average transfer rate clock can be input from TMR timers for SCI5, SCI6, and SCI12</li> <li>Simple I<sup>2</sup>C</li> <li>Simple SPI</li> </ul> </li> <li>SCId (The following functions are added to SCIc) <ul style="list-style-type: none"> <li>Supports the serial communications protocol, which contains the start frame and information frame</li> <li>Supports the LIN format</li> </ul> </li> </ul>
	I <sup>2</sup> C bus interfaces (RIIC)	<ul style="list-style-type: none"> <li>4 channels (one of them is FM+)</li> <li>Communication formats <ul style="list-style-type: none"> <li>I<sup>2</sup>C bus format/SMBus format</li> <li>Supports the multi-master</li> <li>Max. transfer rate: 1 Mbps (channel 0)</li> </ul> </li> </ul>
	IEBus (IEB)	<ul style="list-style-type: none"> <li>1 channel</li> <li>Supports protocol control for the IEbus</li> <li>Half-duplex asynchronous transfer</li> <li>Multi-master operation</li> <li>Broadcast communications function</li> <li>Two selectable modes, differentiated by transfer rate</li> </ul>
	CAN module (CAN)	<ul style="list-style-type: none"> <li>3 channels</li> <li>Compliance with the ISO11898-1 specification (standard frame and extended frame)</li> <li>32 mailboxes each</li> </ul>
	Serial peripheral interfaces (SPI)	<ul style="list-style-type: none"> <li>3 channels</li> <li>RSPI transfer facility <ul style="list-style-type: none"> <li>Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines)</li> <li>Capable of handling serial transfer as a master or slave</li> <li>Data formats <ul style="list-style-type: none"> <li>Switching between MSB first and LSB first</li> <li>The number of bits in each transfer can be changed to any number of bits from 8 to 16, or to 20, 24, or 32 bits.</li> <li>128-bit buffers for transmission and reception</li> <li>Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</li> </ul> </li> <li>Buffered structure <ul style="list-style-type: none"> <li>Double buffers for both transmission and reception</li> </ul> </li> </ul> </li> </ul>

**Table 1.3 List of Products (8/8)**

Group	Part No.	Package	ROM Capacity	RAM Capacity	E2 Data Flash	Operating Frequency (Max.)	Operating Temp. Range
RX631 (G version) *2	R5F5631GDGFB	PLQP0144KA-A	1.5 Mbytes	192 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631DDGFB	PLQP0144KA-A	1.5 Mbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631YDGFB	PLQP0144KA-A	1 Mbyte	256 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631WDGFB	PLQP0144KA-A	1 Mbyte	192 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631BDGFB	PLQP0144KA-A	1 Mbyte	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631ADGFB	PLQP0144KA-A	768 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56318SGFB	PLQP0144KA-A	512 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56318DGFB	PLQP0144KA-A	512 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56317SGFB	PLQP0144KA-A	384 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56317DGFB	PLQP0144KA-A	384 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56316SGFB	PLQP0144KA-A	256 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56316DGFB	PLQP0144KA-A	256 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631FDGFP	PLQP0100KB-A	2 Mbytes	256 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631KDGFP	PLQP0100KB-A	2 Mbytes	192 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631EDGFP	PLQP0100KB-A	2 Mbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631JDGFP	PLQP0100KB-A	1.5 Mbytes	256 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631GDGFP	PLQP0100KB-A	1.5 Mbytes	192 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631DDGFP	PLQP0100KB-A	1.5 Mbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631YDGFP	PLQP0100KB-A	1 Mbyte	256 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631WDGFP	PLQP0100KB-A	1 Mbyte	192 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631BDGFP	PLQP0100KB-A	1 Mbyte	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631ADGFP	PLQP0100KB-A	768 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56318DGFP	PLQP0100KB-A	512 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56317DGFP	PLQP0100KB-A	384 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F56316DGFP	PLQP0100KB-A	256 Kbytes	128 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631PDGFM	PLQP0064KB-A	512 Kbytes	64 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631NDGFM	PLQP0064KB-A	384 Kbytes	64 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631MDGFM	PLQP0064KB-A	256 Kbytes	64 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631PDGFL	PLQP0048KB-A	512 Kbytes	64 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631NDGFL	PLQP0048KB-A	384 Kbytes	64 Kbytes	32 Kbytes	100 MHz	-40 to +105°C
	R5F5631MDGFL	PLQP0048KB-A	256 Kbytes	64 Kbytes	32 Kbytes	100 MHz	-40 to +105°C

Note 1. In the planning stage

Note 2. The specifications of the temperature sensor calibration and unique ID for G-version products differ from those for other products. For details, see section 45.2.2, Temperature Sensor Calibration Data Registers (TSCDRH, TSCDRL), section 45.3, Using the Temperature Sensor, and section 47.2.22, Unique ID Registers n (UIDRn) (n = 0 to 15) in the User's manual: Hardware.

**Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (1/5)**

Pin Number 177-Pin TFLGA 176-Pin LFBGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (ETHERC, SCIC, SCID, RSPI, RIIC, CAN, IEB, USB, and PDC)	Interrupt	S12AD, AD, DA
A1	AVSS0						
A2	AVCC0						
A3	VREFL0						
A4		P42				IRQ10-DS	AN002
A5		P46				IRQ14-DS	AN006
A6	VCC						
A7	VSS						
A8		P94	A20/D20				
A9	VCC						
A10		P97	A23/D23				
A11		PD6	D6[A6/D6]	MTIC5V/POE1#	SSLC2	IRQ6	AN6
A12		P60	CS0#				
A13		P63	CS3#/CAS#				
A14		PE1	D9[A9/D9]	MTIOC4C/TIOCD9/PO18	TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/RSPCKB		ANEX1
A15		PE2	D10[A10/D10]	MTIOC4A/TIOCA9/PO23	RXD12/SMISO12/ SSCL12/RXDX12/SSLB3/ MOSIB	IRQ7-DS	AN0
B1		P05				IRQ13	DA1
B2		P07				IRQ15	ADTRG0#
B3		P40				IRQ8-DS	AN000
B4		P41				IRQ9-DS	AN001
B5		P47				IRQ15-DS	AN007
B6		P91	A17/D17		SCK7		AN015
B7		P92	A18/D18		RXD7/SMISO7/SSCL7		AN016
B8		PD1	D1[A1/D1]	MTIOC4B/TIOCB7/ TCLKG	MOSIC/CTX0	IRQ1	AN009
B9		P96	A22/D22				
B10		PD4	D4[A4/D4]	POE3#	SSLC0	IRQ4	AN012
B11		PG1	D25				
B12	VSS						
B13		P64	CS4#/WE#				
B14		PE0	D8[A8/D8]	TIOCC9	SCK12/SSLB1		ANEX0
B15		PE3	D11[A11/D11]	MTIOC4B/TIOCB9/PO26/ POE8#	ET_ERXD3/CTS12#/RTS12#/SS12#/MISOB		AN1
C1	VREFL						
C2	VREFH						
C3	VREFH0						
C4		P43				IRQ11-DS	AN003
C5		P45				IRQ13-DS	AN005
C6		P90	A16/D16		TXD7/SMOSI7/SSDA7		AN014
C7		PD0	D0[A0/D0]	TIOCA7		IRQ0	AN008
C8		PD2	D2[A2/D2]	MTIOC4D/TIOCA8	MISOC/CRX0	IRQ2	AN010
C9		PD3	D3[A3/D3]	TIOCB8/TCLKH/POE8#	RSPCKC	IRQ3	AN011
C10		PG0	D24				
C11	VCC						
C12		P62	CS2#/RAS#				
C13		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A/ TIOCA10/PO28	ET_ERXD2/SSLB0		AN2

**Table 1.6 List of Pin and Pin Functions (176-Pin LQFP) (4/5)**

Pin Number 176-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (ETHERC, SCIC, SCID, RSPI, RIIC, CAN, IEB, USB, and PDC)	Interrupt	S12AD, AD, DA
100		PB1	A9	MTIOC0C/MTIOC4C/ TIOCB3/TMC10/PO25	ET_RXD0/RMII_RXD0/ TXD4/TXD6/SMOSI4/ SMOSI6/SSDA4/SSDA6	IRQ4-DS	
101		P72	CS2#		ET_MDC		
102		P71	CS1#		ET_MDIO		
103	VCC						
104		PB0	A8	MTIC5W/TIOCA3/PO24	ET_RXD1/RMII_RXD1/ RXD4/RXD6/SMISO4/ SMISO6/SSCL4/SSCL6/ RSPCKA	IRQ12	
105	VSS						
106		PA7	A7	TIOCB2/PO23	ET_WOL/MISOA		
107		PA6	A6	MTIC5V/MTCLKB/ TIOCA2/TMC13/PO22/ POE2#	ET_EXOUT/CTS5#/RTS5#/SS5#/MOSIA		
108		PA5	A5	TIOCB1/PO21	ET_LINKSTA/RSPCKA		
109		PA4	A4	MTIC5U/MTCLKA/ TIOCA1/TMRI0/PO20	ET_MDC/TXD5/SMOSI5/ SSDA5/SSLA0	IRQ5-DS	
110		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19	ET_MDIO/RXD5/SMISO5/ SSCL5	IRQ6-DS	
111	TRDATA3	PG7	D31				
112		PA2	A2	PO18	RXD5/SMISO5/SSCL5/ SSLA3		
113	TRDATA2	PG6	D30				
114		PA1	A1/DQM3	MTIOC0B/MTCLKC/ TIOCB0/PO17	ET_WOL/SCK5/SSLA2	IRQ11	
115	VCC						
116	TRCLK	PG5	D29				
117	VSS						
118		PA0	A0/BC0#/DQM2	MTIOC4A/TIOCA0/PO16	ET_TX_EN/ RMII_TXD_EN/SSLA1		
119	TRSYNC	PG4	D28				
120		P67	CS7#/DQM1		CRX2*2	IRQ15	
121	TRDATA1	PG3	D27				
122		P66	CS6#/DQM0		CTX2*2		
123	TRDATA0	PG2	D26				
124		P65	CS5#/CKE				
125		PE7	D15[A15/D15]	TIOCB11	MISOB	IRQ7	AN5
126		PE6	D14[A14/D14]	TIOCA11	MOSIB	IRQ6	AN4
127	VCC						
128	SDCLK	P70					
129	VSS						
130		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B/ TIOCB10	ET_RX_CLK/REF50CK/ RSPCKB	IRQ5	AN3
131		PE4	D12[A12/D12]	MTIOC4D/MTIOC1A/ TIOCA10/PO28	ET_RXD2/SSLB0		AN2
132		PE3	D11[A11/D11]	MTIOC4B/TIOCB9/PO26/ POE8#	ET_RXD3/CTS12#/RTS12#/SS12#/MISOB		AN1
133		PE2	D10[A10/D10]	MTIOC4A/TIOCA9/PO23	RXD12/SMISO12/ SSCL12/RDXD12/SSLB3/ MOSIB	IRQ7-DS	AN0
134		PE1	D9[A9/D9]	MTIOC4C/TIOCD9/PO18	TXD12/SMOSI12/ SSDA12/TXDX12/ SIOX12/SSLB2/RSPCKB		ANEX1
135		PE0	D8[A8/D8]	TIOCC9	SCK12/SSLB1		ANEX0

**Table 1.9 List of Pins and Pin Functions (100-Pin TFLGA) (2/5)**

Pin No.	Power Supply Clock System Control	I/O Port	Bus EXDMAC	Timers (MTU, TPU, TMR, PPG, RTC, POE)	Communications (ETHERC, SC1c, SC1d, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12AD AD DA
D2	XCOUT						
D3	MD/FINED						
D4	VBATT						
D5	P45					IRQ13-DS	AN005
D6	P46					IRQ14-DS	AN006
D7	PE6	D14[A14/D14]			MOSIB	IRQ6	AN4
D8	PE7	D15[A15/D15]			MISOB	IRQ7	AN5
D9	PA1	A1	MTIOC0B/ MTCLKC/ TIOCB0/PO17		SCK5/SSLA2/ ET_WOL	IRQ11	
D10	PA0	A0/BC0#	MTIOC4A/ TIOCA0/PO16		SSLA1/ET_TX_EN/ RMII_TXD_EN		
E1	XTAL	P37					
E2	VSS						
E3	RES#						
E4	TRST#	P34		MTIOC0A/ TMCI3/PO12/ POE2#	SCK6/SCK0/ USB0_DPRPD	IRQ4	
E5	P41					IRQ9-DS	AN001
E6	PA2	A2	PO18		RXD5/SMISO5/ SSCL5/SSLA3		
E7	PA6	A6	MTIC5V/ MTCLKB/ TIOCA2/ TMCI3/PO22/ POE2#		CTS5#/RTS5#/ SS5#/MOSIA/ ET_EXOUT		
E8	PA4	A4	MTIC5U/ MTCLKA/ TIOCA1/ TMRI0/PO20		TXD5/SMOSI5/ SSDA5/SSLA0/ ET_MDC	IRQ5-DS	
E9	PA5	A5	TIOCB1/PO21		RSPCKA/ ET_LINKSTA		
E10	PA3	A3	MTIOC0D/ MTCLKD/ TIOCD0/ TCLKB/PO19		RXD5/SMISO5/ SSCL5/ET_MDIO	IRQ6-DS	
F1	EXTAL	P36					
F2	VCC						
F3	P35				NMI		
F4	P32		MTIOC0C/ TIOCC0/TMO3/ PO10/ RTCCOUT/ RTCCIC2		TXD6/TXD0/ SMOSI6/SMOSI0/ SSDA6/SSDA0/ CTX0*1/ USB0_VBUSEN	IRQ2-DS	
F5	P12		TMCI1		RXD2/SMISO2/ SSCL2/SCL0[FM+]	IRQ2	
F6	PB3	A11	MTIOC0A/ MTIOC4A/ TIOCD3/ TCLKD/TMO0/ PO27/POE3#		SCK6/ET_RX_ER/ RMII_RX_ER		

**Table 1.11 List of Pins and Pin Functions (64-Pin TFLGA) (1/2)**

Pin No. 64-pin TFLGA	Power Supply Clock System Control	I/O Port	Timers (MTU2a, TPUa, TMR, PPG, RTCa, POE2a)	Communications (SCIc, SCId, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12ADa, DAa
A1		P05			IRQ13	DA1
A2	AVCC0					
A3	VREFH0					
A4	VREFL0					
A5	VREFH					
A6	VREFL					
A7		PE2	MTIOC4A/PO23	RXD12/SMISO12/SSCL12/ RXDX12/SSLB3/MOSIB	IRQ7-DS	AN010
A8		PE3	MTIOC4B/PO26/POE8#	CTS12#/RTS12#/SS12#/ MISOB		AN011
B1	VCL					
B2	AVSS0					
B3		P40			IRQ8-DS	AN000
B4		P42			IRQ10-DS	AN002
B5		P44			IRQ12-DS	AN004
B6		P46			IRQ14-DS	AN006
B7		PE1	MTIOC4C/PO18	TXD12/SMOSI12/SSDA12/ TXDX12/SIOX12/SSLB2/ RSPCKB		AN009
B8		PE4	MTIOC4D/MTIOC1A/PO28	SSLB0		AN012
C1	XCIN					
C2	MD/FINED					
C3	EMLE					
C4		P41			IRQ9-DS	AN001
C5		P43			IRQ11-DS	AN003
C6		PE0		SCK12/SSLB1		AN008
C7		PE5	MTIOC4C/MTIOC2B	RSPCKB	IRQ5	AN013
C8		PA0	MTIOC4A/TIOCA0/PO16	SSLA1		
D1	XCOUT					
D2	RES#					
D3	TCK FINEC	P27	MTIOC2B/TMCI3	SCK1/RSPCKB		
D4		P14	MTIOC3A/MTCLKA/ TIOCB5/TCLKA/TMRI2	CTS1#/RTS1#/SS1#/CTX1/ USB0_DPUPE/ USB0_OVRCURA	IRQ4	
D5		PA6	MTIC5V/MTCLKB/TIOCA2/ TMCI3/PO22/POE2#	CTS5#/RTS5#/SS5#/ MOSIA		
D6		PA4	MTIC5U/MTCLKA/TIOCA1/ TMRI0/PO20	TXD5/SMOSI5/SSDA5/ SSLA0	IRQ5-DS	
D7		PA1	MTIOC0B/MTCLKC/ TIOCB0/PO17	SCK5/SSLA2/SCL2	IRQ11	
D8		PA3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19	RXD5/SMISO5/SSCL5/ SDA2	IRQ6-DS	
E1	VSS					
E2	VBATT					
E3	TDI	P30	MTIOC4B/TMRI3/POE8#/ RTCIC0	RXD1/SMISO1/SSCL1/ MISOB/USB0_DRPD	IRQ0-DS	

**Table 4.1 List of I/O Registers (Address Order) (4/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 3072h	BSC	CS7 mode register	CS7MOD	16	16	1, 2	BCLK	Buses
0008 3074h	BSC	CS7 wait control register 1	CS7WCR1	32	32	1, 2	BCLK	
0008 3078h	BSC	CS7 wait control register 2	CS7WCR2	32	32	1, 2	BCLK	
0008 3802h	BSC	CS0 control register	CS0CR	16	16	1, 2	BCLK	
0008 380Ah	BSC	CS0 recovery cycle register	CS0REC	16	16	1, 2	BCLK	
0008 3812h	BSC	CS1 control register	CS1CR	16	16	1, 2	BCLK	
0008 381Ah	BSC	CS1 recovery cycle register	CS1REC	16	16	1, 2	BCLK	
0008 3822h	BSC	CS2 control register	CS2CR	16	16	1, 2	BCLK	
0008 382Ah	BSC	CS2 recovery cycle register	CS2REC	16	16	1, 2	BCLK	
0008 3832h	BSC	CS3 control register	CS3CR	16	16	1, 2	BCLK	
0008 383Ah	BSC	CS3 recovery cycle register	CS3REC	16	16	1, 2	BCLK	
0008 3842h	BSC	CS4 control register	CS4CR	16	16	1, 2	BCLK	
0008 384Ah	BSC	CS4 recovery cycle register	CS4REC	16	16	1, 2	BCLK	
0008 3852h	BSC	CS5 control register	CS5CR	16	16	1, 2	BCLK	
0008 385Ah	BSC	CS5 recovery cycle register	CS5REC	16	16	1, 2	BCLK	
0008 3862h	BSC	CS6 control register	CS6CR	16	16	1, 2	BCLK	
0008 386Ah	BSC	CS6 recovery cycle register	CS6REC	16	16	1, 2	BCLK	
0008 3872h	BSC	CS7 control register	CS7CR	16	16	1, 2	BCLK	MPU
0008 387Ah	BSC	CS7 recovery cycle register	CS7REC	16	16	1, 2	BCLK	
0008 3880h	BSC	CS recovery cycle insertion enable register	CSRECEN	16	16	1, 2	BCLK	
0008 3C00h	BSC	SDC control register	SDCCR	8	8	1, 2	BCLK	
0008 3C01h	BSC	SDC mode register	SDCMOD	8	8	1, 2	BCLK	
0008 3C02h	BSC	SDRAM access mode register	SDAMOD	8	8	1, 2	BCLK	
0008 3C10h	BSC	SDRAM self-refresh control register	SDSELF	8	8	1, 2	BCLK	
0008 3C14h	BSC	SDRAM refresh control register	SDRFCR	16	16	1, 2	BCLK	
0008 3C16h	BSC	SDRAM auto-refresh control register	SDRFEN	8	8	1, 2	BCLK	
0008 3C20h	BSC	SDRAM initialization sequence control register	SDICR	8	8	1, 2	BCLK	
0008 3C24h	BSC	SDRAM initialization register	SDIR	16	16	1, 2	BCLK	
0008 3C40h	BSC	SDRAM address register	SDADR	8	8	1, 2	BCLK	
0008 3C44h	BSC	SDRAM timing register	SDTR	32	32	1, 2	BCLK	
0008 3C48h	BSC	SDRAM mode register	SDMOD	16	16	1, 2	BCLK	
0008 3C50h	BSC	SDRAM status register	SDSR	8	8	1, 2	BCLK	
0008 6400h	MPU	Region-0 start page number register	RSPAGE0	32	32	1	ICLK	MPU
0008 6404h	MPU	Region-0 end page number register	REPAGE0	32	32	1	ICLK	
0008 6408h	MPU	Region-1 start page number register	RSPAGE1	32	32	1	ICLK	
0008 640Ch	MPU	Region-1 end page number register	REPAGE1	32	32	1	ICLK	
0008 6410h	MPU	Region-2 start page number register	RSPAGE2	32	32	1	ICLK	
0008 6414h	MPU	Region-2 end page number register	REPAGE2	32	32	1	ICLK	
0008 6418h	MPU	Region-3 start page number register	RSPAGE3	32	32	1	ICLK	
0008 641Ch	MPU	Region-3 end page number register	REPAGE3	32	32	1	ICLK	
0008 6420h	MPU	Region-4 start page number register	RSPAGE4	32	32	1	ICLK	
0008 6424h	MPU	Region-4 end page number register	REPAGE4	32	32	1	ICLK	
0008 6428h	MPU	Region-5 start page number register	RSPAGE5	32	32	1	ICLK	
0008 642Ch	MPU	Region-5 end page number register	REPAGE5	32	32	1	ICLK	
0008 6430h	MPU	Region-6 start page number register	RSPAGE6	32	32	1	ICLK	
0008 6434h	MPU	Region-6 end page number register	REPAGE6	32	32	1	ICLK	
0008 6438h	MPU	Region-7 start page number register	RSPAGE7	32	32	1	ICLK	
0008 643Ch	MPU	Region-7 end page number register	REPAGE7	32	32	1	ICLK	
0008 6500h	MPU	Memory-protection enable register	MPEN	32	32	1	ICLK	
0008 6504h	MPU	Background access control register	MPBAC	32	32	1	ICLK	
0008 6508h	MPU	Memory-protection error status-clearing register	MPECLR	32	32	1	ICLK	

**Table 4.1 List of I/O Registers (Address Order) (11/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function	
						ICLK≥PCLK	ICLK<PCLK		
0008 71EEh	ICU	DTC activation enable register 238	DTCER238	8	8	2 ICLK		ICUb	
0008 71EFh	ICU	DTC activation enable register 239	DTCER239	8	8	2 ICLK			
0008 71F1h	ICU	DTC activation enable register 241	DTCER241	8	8	2 ICLK			
0008 71F2h	ICU	DTC activation enable register 242	DTCER242	8	8	2 ICLK			
0008 71F4h	ICU	DTC activation enable register 244	DTCER244	8	8	2 ICLK			
0008 71F5h	ICU	DTC activation enable register 245	DTCER245	8	8	2 ICLK			
0008 71F7h	ICU	DTC activation enable register 247	DTCER247	8	8	2 ICLK			
0008 71F8h	ICU	DTC activation enable register 248	DTCER248	8	8	2 ICLK			
0008 71FAh	ICU	DTC activation enable register 250	DTCER250	8	8	2 ICLK			
0008 71FBh	ICU	DTC activation enable register 251	DTCER251	8	8	2 ICLK			
0008 7202h	ICU	Interrupt request enable register 02	IER02	8	8	2 ICLK			
0008 7203h	ICU	Interrupt request enable register 03	IER03	8	8	2 ICLK			
0008 7204h	ICU	Interrupt request enable register 04	IER04	8	8	2 ICLK			
0008 7205h	ICU	Interrupt request enable register 05	IER05	8	8	2 ICLK			
0008 7206h	ICU	Interrupt request enable register 06	IER06	8	8	2 ICLK			
0008 7207h	ICU	Interrupt request enable register 07	IER07	8	8	2 ICLK			
0008 7208h	ICU	Interrupt request enable register 08	IER08	8	8	2 ICLK			
0008 7209h	ICU	Interrupt request enable register 09	IER09	8	8	2 ICLK			
0008 720Bh	ICU	Interrupt request enable register 0B	IER0B	8	8	2 ICLK			
0008 720Ch	ICU	Interrupt request enable register 0C	IER0C	8	8	2 ICLK			
0008 720Dh	ICU	Interrupt request enable register 0D	IER0D	8	8	2 ICLK			
0008 720Eh	ICU	Interrupt request enable register 0E	IER0E	8	8	2 ICLK			
0008 720Fh	ICU	Interrupt request enable register 0F	IER0F	8	8	2 ICLK			
0008 7210h	ICU	Interrupt request enable register 10	IER10	8	8	2 ICLK			
0008 7211h	ICU	Interrupt request enable register 11	IER11	8	8	2 ICLK			
0008 7212h	ICU	Interrupt request enable register 12	IER12	8	8	2 ICLK			
0008 7213h	ICU	Interrupt request enable register 13	IER13	8	8	2 ICLK			
0008 7214h	ICU	Interrupt request enable register 14	IER14	8	8	2 ICLK			
0008 7215h	ICU	Interrupt request enable register 15	IER15	8	8	2 ICLK			
0008 7216h	ICU	Interrupt request enable register 16	IER16	8	8	2 ICLK			
0008 7217h	ICU	Interrupt request enable register 17	IER17	8	8	2 ICLK			
0008 7218h	ICU	Interrupt request enable register 18	IER18	8	8	2 ICLK			
0008 7219h	ICU	Interrupt request enable register 19	IER19	8	8	2 ICLK			
0008 721Ah	ICU	Interrupt request enable register 1A	IER1A	8	8	2 ICLK			
0008 721Bh	ICU	Interrupt request enable register 1B	IER1B	8	8	2 ICLK			
0008 721Ch	ICU	Interrupt request enable register 1C	IER1C	8	8	2 ICLK			
0008 721Dh	ICU	Interrupt request enable register 1D	IER1D	8	8	2 ICLK			
0008 721Eh	ICU	Interrupt request enable register 1E	IER1E	8	8	2 ICLK			
0008 721Fh	ICU	Interrupt request enable register 1F	IER1F	8	8	2 ICLK			
0008 72E0h	ICU	Software interrupt activation register	SWINTR	8	8	2 ICLK			
0008 72F0h	ICU	Fast interrupt set register	FIR	16	16	2 ICLK			
0008 7300h	ICU	Interrupt source priority register 000	IPR000	8	8	2 ICLK			
0008 7301h	ICU	Interrupt source priority register 001	IPR001	8	8	2 ICLK			
0008 7302h	ICU	Interrupt source priority register 002	IPR002	8	8	2 ICLK			
0008 7303h	ICU	Interrupt source priority register 003	IPR003	8	8	2 ICLK			
0008 7304h	ICU	Interrupt source priority register 004	IPR004	8	8	2 ICLK			
0008 7305h	ICU	Interrupt source priority register 005	IPR005	8	8	2 ICLK			
0008 7306h	ICU	Interrupt source priority register 006	IPR006	8	8	2 ICLK			
0008 7307h	ICU	Interrupt source priority register 007	IPR007	8	8	2 ICLK			
0008 7320h	ICU	Interrupt source priority register 032	IPR032	8	8	2 ICLK			
0008 7321h	ICU	Interrupt source priority register 033	IPR033	8	8	2 ICLK			

**Table 4.1 List of I/O Registers (Address Order) (19/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 8313h	RIIC0	I <sup>2</sup> C bus receive data register	ICDRR	8	8	2, 3 PCLKB	2 ICLK	RIIC
0008 8320h	RIIC1	I <sup>2</sup> C bus control register 1	ICCR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8321h	RIIC1	I <sup>2</sup> C bus control register 2	ICCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8322h	RIIC1	I <sup>2</sup> C bus mode register 1	ICMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8323h	RIIC1	I <sup>2</sup> C bus mode register 2	ICMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8324h	RIIC1	I <sup>2</sup> C bus mode register 3	ICMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 8325h	RIIC1	I <sup>2</sup> C bus function enable register	ICFER	8	8	2, 3 PCLKB	2 ICLK	
0008 8326h	RIIC1	I <sup>2</sup> C bus status enable register	ICSER	8	8	2, 3 PCLKB	2 ICLK	
0008 8327h	RIIC1	I <sup>2</sup> C bus interrupt enable register	ICIER	8	8	2, 3 PCLKB	2 ICLK	
0008 8328h	RIIC1	I <sup>2</sup> C bus status register 1	ICSR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8329h	RIIC1	I <sup>2</sup> C bus status register 2	ICSR2	8	8	2, 3 PCLKB	2 ICLK	
0008 832Ah	RIIC1	Slave address register L0	SARL0	8	8	2, 3 PCLKB	2 ICLK	
0008 832Ah	RIIC1	Timeout Internal Counter L	TMOCNTL	8	8	2, 3 PCLKB	2 ICLK	
0008 832Bh	RIIC1	Slave address register U0	SARU0	8	8	2, 3 PCLKB	2 ICLK	
0008 832Bh	RIIC1	Timeout Internal Counter U	TMOCNTU	8	8	2, 3 PCLKB	2 ICLK	
0008 832Ch	RIIC1	Slave address register L1	SARL1	8	8	2, 3 PCLKB	2 ICLK	
0008 832Dh	RIIC1	Slave address register U1	SARU1	8	8	2, 3 PCLKB	2 ICLK	
0008 832Eh	RIIC1	Slave address register L2	SARL2	8	8	2, 3 PCLKB	2 ICLK	
0008 832Fh	RIIC1	Slave address register U2	SARU2	8	8	2, 3 PCLKB	2 ICLK	
0008 8330h	RIIC1	I <sup>2</sup> C bus bit rate low-level register	ICBRL	8	8	2, 3 PCLKB	2 ICLK	
0008 8331h	RIIC1	I <sup>2</sup> C bus bit rate high-level register	ICBRH	8	8	2, 3 PCLKB	2 ICLK	
0008 8332h	RIIC1	I <sup>2</sup> C bus transmit data register	ICDRT	8	8	2, 3 PCLKB	2 ICLK	
0008 8333h	RIIC1	I <sup>2</sup> C bus receive data register	ICDRR	8	8	2, 3 PCLKB	2 ICLK	
0008 8340h	RIIC2	I <sup>2</sup> C bus control register 1	ICCR1	8	8	2, 3 PCLKB	2 ICLK	RIIC
0008 8341h	RIIC2	I <sup>2</sup> C bus control register 2	ICCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8342h	RIIC2	I <sup>2</sup> C bus mode register 1	ICMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8343h	RIIC2	I <sup>2</sup> C bus mode register 2	ICMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8344h	RIIC2	I <sup>2</sup> C bus mode register 3	ICMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 8345h	RIIC2	I <sup>2</sup> C bus function enable register	ICFER	8	8	2, 3 PCLKB	2 ICLK	
0008 8346h	RIIC2	I <sup>2</sup> C bus status enable register	ICSER	8	8	2, 3 PCLKB	2 ICLK	
0008 8347h	RIIC2	I <sup>2</sup> C bus interrupt enable register	ICIER	8	8	2, 3 PCLKB	2 ICLK	
0008 8348h	RIIC2	I <sup>2</sup> C bus status register 1	ICSR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8349h	RIIC2	I <sup>2</sup> C bus status register 2	ICSR2	8	8	2, 3 PCLKB	2 ICLK	
0008 834Ah	RIIC2	Slave address register L0	SARL0	8	8	2, 3 PCLKB	2 ICLK	
0008 834Bh	RIIC2	Slave address register U0	SARU0	8	8	2, 3 PCLKB	2 ICLK	
0008 834Ch	RIIC2	Slave address register L1	SARL1	8	8	2, 3 PCLKB	2 ICLK	
0008 834Dh	RIIC2	Slave address register U1	SARU1	8	8	2, 3 PCLKB	2 ICLK	
0008 834Eh	RIIC2	Slave address register L2	SARL2	8	8	2, 3 PCLKB	2 ICLK	
0008 834Fh	RIIC2	Slave address register U2	SARU2	8	8	2, 3 PCLKB	2 ICLK	
0008 8350h	RIIC2	I <sup>2</sup> C bus bit rate low-level register	ICBRL	8	8	2, 3 PCLKB	2 ICLK	
0008 8351h	RIIC2	I <sup>2</sup> C bus bit rate high-level register	ICBRH	8	8	2, 3 PCLKB	2 ICLK	
0008 8352h	RIIC2	I <sup>2</sup> C bus transmit data register	ICDRT	8	8	2, 3 PCLKB	2 ICLK	
0008 8353h	RIIC2	I <sup>2</sup> C bus receive data register	ICDRR	8	8	2, 3 PCLKB	2 ICLK	
0008 8360h	RIIC3	I <sup>2</sup> C bus control register 1	ICCR1	8	8	2, 3 PCLKB	2 ICLK	RIIC
0008 8361h	RIIC3	I <sup>2</sup> C bus control register 2	ICCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8362h	RIIC3	I <sup>2</sup> C bus mode register 1	ICMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 8363h	RIIC3	I <sup>2</sup> C bus mode register 2	ICMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 8364h	RIIC3	I <sup>2</sup> C bus mode register 3	ICMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 8365h	RIIC3	I <sup>2</sup> C bus function enable register	ICFER	8	8	2, 3 PCLKB	2 ICLK	
0008 8366h	RIIC3	I <sup>2</sup> C bus status enable register	ICSER	8	8	2, 3 PCLKB	2 ICLK	
0008 8367h	RIIC3	I <sup>2</sup> C bus interrupt enable register	ICIER	8	8	2, 3 PCLKB	2 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (22/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 862Ah	MTU4	Timer general register D	TGRD	16	16	2, 3 PCLKB	2 ICLK	MTU2a
0008 862Ch	MTU3	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK	
0008 862Dh	MTU4	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK	
0008 8630h	MTU	Timer interrupt skipping set register	TITCR	8	8	2, 3 PCLKB	2 ICLK	
0008 8631h	MTU	Timer interrupt skipping counter	TITCNT	8	8	2, 3 PCLKB	2 ICLK	
0008 8632h	MTU	Timer buffer transfer set register	TBTER	8	8	2, 3 PCLKB	2 ICLK	
0008 8634h	MTU	Timer dead time enable register	TDER	8	8	2, 3 PCLKB	2 ICLK	
0008 8636h	MTU	Timer output level buffer register	TOLBR	8	8	2, 3 PCLKB	2 ICLK	
0008 8638h	MTU3	Timer buffer operation transfer mode register	TBTM	8	8	2, 3 PCLKB	2 ICLK	
0008 8639h	MTU4	Timer buffer operation transfer mode register	TBTM	8	8	2, 3 PCLKB	2 ICLK	
0008 8640h	MTU4	Timer A/D converter start request control register	TADCR	16	16	2, 3 PCLKB	2 ICLK	
0008 8644h	MTU4	Timer A/D converter start request cycle set register A	TADCORA	16	16	2, 3 PCLKB	2 ICLK	
0008 8646h	MTU4	Timer A/D converter start request cycle set register B	TADCORB	16	16	2, 3 PCLKB	2 ICLK	
0008 8648h	MTU4	Timer A/D converter start request cycle set buffer register A	TADCOBRA	16	16	2, 3 PCLKB	2 ICLK	
0008 864Ah	MTU4	Timer A/D converter start request cycle set buffer register B	TADCOBRB	16	16	2, 3 PCLKB	2 ICLK	
0008 8660h	MTU	Timer waveform control register	TWCR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8680h	MTU	Timer start register	TSTR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8681h	MTU	Timer synchronous register	TSYR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8684h	MTU	Timer read/write enable register	TRWER	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8690h	MTU0	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8691h	MTU1	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8692h	MTU2	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8693h	MTU3	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8694h	MTU4	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8695h	MTU5	Noise filter control register	NFCR	8	8, 16	2, 3 PCLKB	2 ICLK	
0008 8700h	MTU0	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK	
0008 8701h	MTU0	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK	
0008 8702h	MTU0	Timer I/O control register H	TIORH	8	8	2, 3 PCLKB	2 ICLK	
0008 8703h	MTU0	Timer I/O control register L	TIORL	8	8	2, 3 PCLKB	2 ICLK	
0008 8704h	MTU0	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK	
0008 8705h	MTU0	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK	
0008 8706h	MTU0	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK	
0008 8708h	MTU0	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK	
0008 870Ah	MTU0	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK	
0008 870Ch	MTU0	Timer general register C	TGRC	16	16	2, 3 PCLKB	2 ICLK	
0008 870Eh	MTU0	Timer general register D	TGRD	16	16	2, 3 PCLKB	2 ICLK	
0008 8720h	MTU0	Timer general register E	TGRE	16	16	2, 3 PCLKB	2 ICLK	
0008 8722h	MTU0	Timer general register F	TGRF	16	16	2, 3 PCLKB	2 ICLK	
0008 8724h	MTU0	Timer interrupt enable register2	TIER2	8	8	2, 3 PCLKB	2 ICLK	
0008 8726h	MTU0	Timer buffer operation transfer mode register	TBTM	8	8	2, 3 PCLKB	2 ICLK	
0008 8780h	MTU1	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK	
0008 8781h	MTU1	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK	
0008 8782h	MTU1	Timer I/O control register	TIOR	8	8	2, 3 PCLKB	2 ICLK	
0008 8784h	MTU1	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK	
0008 8785h	MTU1	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK	
0008 8786h	MTU1	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK	
0008 8788h	MTU1	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK	
0008 878Ah	MTU1	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK	
0008 8790h	MTU1	Timer input capture control register	TICCR	8	8	2, 3 PCLKB	2 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (25/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 A02Bh	SCI1	I <sup>2</sup> C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	SC1c, SC1d
0008 A02Ch	SCI1	I <sup>2</sup> C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A02Dh	SCI1	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A040h	SCI2	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A041h	SCI2	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A042h	SCI2	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A043h	SCI2	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A044h	SCI2	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A045h	SCI2	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A046h	SCI2	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A047h	SCI2	Serial extended mode register	SEM	8	8	2, 3 PCLKB	2 ICLK	
0008 A048h	SCI2	Noise filter setting register	SNFR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A049h	SCI2	I <sup>2</sup> C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A04Ah	SCI2	I <sup>2</sup> C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A04Bh	SCI2	I <sup>2</sup> C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A04Ch	SCI2	I <sup>2</sup> C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A04Dh	SCI2	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A060h	SCI3	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	SC1c, SC1d
0008 A061h	SCI3	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A062h	SCI3	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A063h	SCI3	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A064h	SCI3	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A065h	SCI3	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A066h	SCI3	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A067h	SCI3	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A068h	SCI3	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A069h	SCI3	I <sup>2</sup> C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A06Ah	SCI3	I <sup>2</sup> C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A06Bh	SCI3	I <sup>2</sup> C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A06Ch	SCI3	I <sup>2</sup> C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A06Dh	SCI3	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A080h	SCI4	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	SC1c, SC1d
0008 A081h	SCI4	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A082h	SCI4	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A083h	SCI4	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A084h	SCI4	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A085h	SCI4	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A086h	SCI4	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A087h	SCI4	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A088h	SCI4	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A089h	SCI4	I <sup>2</sup> C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A08Ah	SCI4	I <sup>2</sup> C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A08Bh	SCI4	I <sup>2</sup> C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A08Ch	SCI4	I <sup>2</sup> C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A08Dh	SCI4	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A0h	SCI5	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	SC1c, SC1d
0008 A0A1h	SCI5	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A2h	SCI5	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A3h	SCI5	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A4h	SCI5	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A0A5h	SCI5	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (27/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 A121h	SCI9	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	SClC, SClD
0008 A122h	SCI9	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A123h	SCI9	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A124h	SCI9	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A125h	SCI9	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A126h	SCI9	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A127h	SCI9	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A128h	SCI9	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A129h	SCI9	I <sup>2</sup> C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Ah	SCI9	I <sup>2</sup> C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Bh	SCI9	I <sup>2</sup> C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Ch	SCI9	I <sup>2</sup> C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A12Dh	SCI9	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A140h	SCI10	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A141h	SCI10	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A142h	SCI10	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A143h	SCI10	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A144h	SCI10	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A145h	SCI10	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A146h	SCI10	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A147h	SCI10	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A148h	SCI10	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A149h	SCI10	I <sup>2</sup> C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Ah	SCI10	I <sup>2</sup> C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Bh	SCI10	I <sup>2</sup> C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Ch	SCI10	I <sup>2</sup> C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A14Dh	SCI10	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A160h	SCI11	Serial mode register	SMR	8	8	2, 3 PCLKB	2 ICLK	IEB
0008 A161h	SCI11	Bit rate register	BRR	8	8	2, 3 PCLKB	2 ICLK	
0008 A162h	SCI11	Serial control register	SCR	8	8	2, 3 PCLKB	2 ICLK	
0008 A163h	SCI11	Transmit data register	TDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A164h	SCI11	Serial status register	SSR	8	8	2, 3 PCLKB	2 ICLK	
0008 A165h	SCI11	Receive data register	RDR	8	8	2, 3 PCLKB	2 ICLK	
0008 A166h	SCI11	Smart card mode register	SCMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A167h	SCI11	Serial extended mode register	SEMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A168h	SCI11	Noise filter setting register	SNFR	8	8	2, 3 PCLKB	2 ICLK	
0008 A169h	SCI11	I <sup>2</sup> C mode register 1	SIMR1	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Ah	SCI11	I <sup>2</sup> C mode register 2	SIMR2	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Bh	SCI11	I <sup>2</sup> C mode register 3	SIMR3	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Ch	SCI11	I <sup>2</sup> C status register	SISR	8	8	2, 3 PCLKB	2 ICLK	
0008 A16Dh	SCI11	SPI mode register	SPMR	8	8	2, 3 PCLKB	2 ICLK	
0008 A800h	IEB	IEBus control register	IECTR	8	8	3 to 4 PCLKB	2, 3 ICLK	IEB
0008 A801h	IEB	IEBus command register	IECMR	8	8	3 to 4 PCLKB	2, 3 ICLK	
0008 A802h	IEB	IEBus master control register	IEMCR	8	8	3 to 4 PCLKB	2, 3 ICLK	
0008 A803h	IEB	IEBus master unit address register 1	IEAR1	8	8	3 to 4 PCLKB	2, 3 ICLK	
0008 A804h	IEB	IEBus master unit address register 2	IEAR2	8	8	3 to 4 PCLKB	2, 3 ICLK	
0008 A805h	IEB	IEBus slave address setting register 1	IESA1	8	8	3 to 4 PCLKB	2, 3 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (29/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 C000h	PORT0	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	I/O Ports
0008 C001h	PORT1	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C002h	PORT2	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C003h	PORT3	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C004h	PORT4	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C005h	PORT5	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C006h	PORT6	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C007h	PORT7	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C008h	PORT8	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C009h	PORT9	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C00Ah	PORTA	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C00Bh	PORTB	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C00Ch	PORTC	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C00Dh	PORTD	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C00Eh	PORTE	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C00Fh	PORTF	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C010h	PORTG	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C012h	PORTJ	Port direction register	PDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C020h	PORT0	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C021h	PORT1	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C022h	PORT2	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C023h	PORT3	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C024h	PORT4	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C025h	PORT5	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C026h	PORT6	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C027h	PORT7	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C028h	PORT8	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C029h	PORT9	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C02Ah	PORTA	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C02Bh	PORTB	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C02Ch	PORTC	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C02Dh	PORTD	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C02Eh	PORTE	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C02Fh	PORTF	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C030h	PORTG	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C032h	PORTJ	Port output data register	PODR	8	8	2, 3 PCLKB	2 ICLK	
0008 C040h	PORT0	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C041h	PORT1	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C042h	PORT2	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C043h	PORT3	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C044h	PORT4	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK	
0008 C045h	PORT5	Port input data register	PIDR	8	8	2, 3 PCLKB	2 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (41/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
000A 006Eh	USB0	Pipe cycle control register	PIPEPERI	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 0070h	USB0	Pipe 1 control register	PIPE1CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 0072h	USB0	Pipe 2 control register	PIPE2CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 0074h	USB0	Pipe 3 control register	PIPE3CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 0076h	USB0	Pipe 4 control register	PIPE4CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 0078h	USB0	Pipe 5 control register	PIPE5CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	USBa
000A 007Ah	USB0	Pipe 6 control register	PIPE6CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 007Ch	USB0	Pipe 7 control register	PIPE7CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 007Eh	USB0	Pipe 8 control register	PIPE8CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	
000A 0080h	USB0	Pipe 9 control register	PIPE9CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB) <sup>6</sup>	

## 5. Electrical Characteristics

### 5.1 Absolute Maximum Ratings

**Table 5.1 Absolute Maximum Ratings**

Conditions: VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

Item	Symbol	Value	Unit	
Power supply voltage	VCC, VCC_USB	-0.3 to +4.6	V	
V <sub>BATT</sub> power supply voltage	V <sub>BATT</sub>	-0.3 to +4.6	V	
Input voltage (except for ports for 5 V tolerant <sup>*1</sup> )	V <sub>in</sub>	-0.3 to VCC + 0.3	V	
Input voltage (ports for 5 V tolerant <sup>*1</sup> )	V <sub>in</sub>	-0.3 to +5.8	V	
Reference power supply voltage	VREFH	-0.3 to VCC + 0.3	V	
Analog power supply voltage	AVCC <sup>*2</sup>	-0.3 to +4.6	V	
Analog input voltage	V <sub>AN</sub>	-0.3 to VCC + 0.3	V	
Operating temperature	D version	T <sub>opr</sub>	-40 to +85	°C
	G version		-40 to +105	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C	

Caution: Permanent damage to the LSI may result if absolute maximum ratings are exceeded.

Note 1. Ports 07, 12 to 17, 20, 21, 30 to 33, 67, and C0 to C3 are 5 V tolerant.

Note 2. Connect AVCC0 to VCC. When neither the A/D converter nor the D/A converter is in use, do not leave the AVCC0, VREFH/VREFH0, AVSS0, and VREFL/VREFL0 pins open. Connect the AVCC0 and VREFH/VREFH0 pins to VCC, and the AVSS0 and VREFL/VREFL0 pins to VSS, respectively.

**Table 5.20 Timing of On-Chip Peripheral Modules (2)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V<sup>\*1</sup>, VREFH0 = 2.7 V to AVCC0<sup>\*1</sup>,  
 VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V,  
 PCLK = 8 to 50 MHz,  
 $T_a = T_{opr}$   
 High drive output is selected by the drive capacity control register.

Item			Symbol	Min.	Max.	Unit <sup>*2</sup>	Test Conditions	
RSPI	RSPCK clock cycle	Master	t <sub>SPCyc</sub>	2	4096	t <sub>Pcyc</sub>	Figure 5.42 C = 30 pF	
		Slave		8	4096			
	RSPCK clock high pulse width	Master	t <sub>SPCKWH</sub>	(t <sub>SPCyc</sub> - t <sub>SPCKR</sub> - t <sub>SPCKF</sub> ) / 2 - 3	—	ns		
		Slave		(t <sub>SPCyc</sub> - t <sub>SPCKR</sub> - t <sub>SPCKF</sub> ) / 2	—			
	RSPCK clock low pulse width	Master	t <sub>SPCKWL</sub>	(t <sub>SPCyc</sub> - t <sub>SPCKR</sub> - t <sub>SPCKF</sub> ) / 2 - 3	—	ns		
		Slave		(t <sub>SPCyc</sub> - t <sub>SPCKR</sub> - t <sub>SPCKF</sub> ) / 2	—			
	RSPCK clock rise/fall time	Output [packages with 177 to 144 pins]	t <sub>SPCKr</sub> , t <sub>SPCKf</sub>	—	5	ns	Figure 5.43 to Figure 5.46 C = 30 pF	
		Output [packages with 100 pins or less]		—	10			
		Input		—	1	μs		
	Data input setup time	Master [packages with 177 to 144 pins]	t <sub>SU</sub>	15	—	ns		
		VCC ≥ 3.0 V		20	—			
		VCC < 3.0 V		30	—			
		Master [packages with 100 pins or less]		20 - t <sub>Pcyc</sub>	—			
	Data input hold time	Master	t <sub>H</sub>	0	—	ns		
		Slave		20 + 2 × t <sub>Pcyc</sub>	—			
	SSL setup time	Master	t <sub>LEAD</sub>	1	8	t <sub>SPCyc</sub>		
		Slave		4	—	t <sub>Pcyc</sub>		
	SSL hold time	Master	t <sub>LAG</sub>	1	8	t <sub>SPCyc</sub>		
		Slave		4	—	t <sub>Pcyc</sub>		

Note 1. When operation at 3.0 V or a lower voltage is needed, please contact a Renesas sales office.

Note 2. t<sub>Pcyc</sub>: PCLK cycle

**Table 5.24 Timing of On-Chip Peripheral Modules (6)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

PCLK = 8 to 50 MHz

 $T_a = T_{opr}$ 

High drive output is selected by the drive capacity control register.

Item		Symbol	Min.*, *2	Max.*	Unit	Test Conditions
RIIC (Fast-mode+) ICFER.FMPE = 1	SCL input cycle time	$t_{SCL}$	$6(12) \times t_{IICcyc} + 240$	—	ns	Figure 5.47
	SCL input high pulse width	$t_{SCLH}$	$3(6) \times t_{IICcyc} + 120$	—	ns	
	SCL input low pulse width	$t_{SCLL}$	$3(6) \times t_{IICcyc} + 120$	—	ns	
	SCL, SDA input rise time	$t_{Sr}$	—	120	ns	
	SCL, SDA input fall time	$t_{Sf}$	—	120	ns	
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$1(4) \times t_{IICcyc}$	ns	
	SDA input bus free time	$t_{BUF}$	$3(6) \times t_{IICcyc} + 120$	—	ns	
	Start condition input hold time	$t_{STAH}$	$t_{IICcyc} + 120$	—	ns	
	Restart condition input setup time	$t_{STAS}$	120	—	ns	
	Stop condition input setup time	$t_{STOS}$	120	—	ns	
	Data input setup time	$t_{SDAS}$	$t_{IICcyc} + 120$	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b$	—	550	pF	
Simple IIC (Standard-mode)	SDA input rise time	$t_{Sr}$	—	1000	ns	
	SDA input fall time	$t_{Sf}$	—	300	ns	
	SDA input spike pulse removal time	$t_{SP}$	0	$4 \times t_{IICcyc}$	ns	
	Data input setup time	$t_{SDAS}$	250	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b$	—	400	pF	
Simple IIC (Fast-mode)	SCL, SDA input rise time	$t_{Sr}$	$20 + 0.1C_b$	300	ns	
	SCL, SDA input fall time	$t_{Sf}$	$20 + 0.1C_b$	300	ns	
	SCL, SDA input spike pulse removal time	$t_{SP}$	0	$4 \times t_{IICcyc}$	ns	
	Data input setup time	$t_{SDAS}$	100	—	ns	
	Data input hold time	$t_{SDAH}$	0	—	ns	
	SCL, SDA capacitive load	$C_b$	—	400	pF	

Note:  $t_{IICcyc}$ : RIIC internal reference clock (IIC $\phi$ ) Cycle,  $t_{Pcyc}$ : PCLK cycle

Note 1. The value in parentheses is used when ICMR3.NF[1:0] are set to 11b while a digital filter is enabled with ICFER.NFE = 1.

Note 2.  $C_b$  indicates the total capacity of the bus line.




Figure 5.40 SCI Input/Output Timing: Clock Synchronous Mode




Figure 5.41 A/D Converter External Trigger Input Timing






Figure 5.42 RSPI Clock Timing and Simple SPI Clock Timing



**Figure 5.60 PDC Output Clock Characteristic**



**Figure 5.69 Flash Memory Program/Erase Suspend Timing**