

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Not For New Designs
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	111
Program Memory Size	1MB (1M x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x10b, 21x12b; D/A 2x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	145-TFLGA
Supplier Device Package	145-TFLGA (7x7)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631bddlk-u0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631bddlk-u0</a>

**Table 1.1 Outline of Specifications (2/6)**

Classification	Module/Function	Description
Low power consumption	Low power consumption facilities	<ul style="list-style-type: none"> <li>• Module stop function</li> <li>• Four low power consumption modes Sleep mode, all-module clock stop mode, software standby mode, and deep software standby mode</li> <li>• Battery backup function</li> </ul>
Interrupt	Interrupt controller (ICUb)	<ul style="list-style-type: none"> <li>• Peripheral function interrupts: 187 sources</li> <li>• External interrupts: 16 (pins IRQ0 to IRQ15)</li> <li>• Software interrupts: One source</li> <li>• Non-maskable interrupts: 6 sources</li> <li>• Sixteen levels specifiable for the order of priority</li> </ul>
External bus extension		<ul style="list-style-type: none"> <li>• The external address space can be divided into nine areas (CS0 to CS7, SDCS), each with independent control of access settings. Capacity of each area: 16 Mbytes (CS0 to CS7), 128 Mbytes (SDCS) A chip-select signal (CS0# to CS7#, SDCS#) can be output for each area. Each area is specifiable as an 8-, 16-, or 32-bit bus space. The data arrangement in each area is selectable as little or big endian (only for data).</li> <li>• SDRAM interface connectable</li> <li>• Bus format: Separate bus, multiplex bus</li> <li>• Wait control</li> <li>• Write buffer facility</li> </ul>
DMA	DMA controller (DMAC)	<ul style="list-style-type: none"> <li>• 4 channels</li> <li>• Three transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>• Activation sources: Software trigger, external interrupts, and interrupt requests from peripheral functions</li> </ul>
	EXDMA controller (EXDMACa)	<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• Four transfer modes: Normal transfer, repeat transfer, block transfer, and cluster transfer</li> <li>• Single-address transfer enabled with the EDAK<sub>n</sub> signal</li> <li>• Capable of direct data transfer to TFT LCD panels</li> <li>• Activation sources: Software trigger, external DMA requests (EDREQ<sub>n</sub>), and interrupt requests from peripheral functions</li> </ul>
	Data transfer controller (DTCa)	<ul style="list-style-type: none"> <li>• Three transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>• Activation sources: External interrupts and interrupt requests from peripheral functions</li> </ul>

**Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA) (2/5)**

Pin Number 177-Pin TFLGA 176-Pin LFBGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	Timer (MTU, TPU, TMR, PPG, RTC, POE)	Communications (ETHERC, SC1c, SC1d, RSPI, RIIC, CAN, IEB, USB, and PDC)	Interrupt	S12AD, AD, DA
C14	VSS						
C15	SDCLK	P70					
D1		P01		TMCI0	RXD6/SMISO6/SSCL6	IRQ9	AN019
D2		P02		TMCI1	SCK6	IRQ10	AN020
D3		P03				IRQ11	DA0
D4		P00		TMRI0	TXD6/SMOSI6/SSDA6	IRQ8	AN018
D5		P44				IRQ12-DS	AN004
D6		P93	A19/D19		CTS7#/RTS7#/SS7#		AN017
D7		P95	A21/D21				
D8	VSS						
D9		PD5	D5[A5/D5]	MTIC5W/POE2#	SSLC1	IRQ5	AN013
D10		PD7	D7[A7/D7]	MTIC5U/POE0#	SSLC3	IRQ7	AN7
D11		P61	CS1#/SDCS#				
D12		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B/ TIOCB10	ET_RX_CLK/REF50CK/ RSPCKB	IRQ5	AN3
D13	VCC						
D14		PE7	D15[A15/D15]	TIOCB11	MISOB	IRQ7	AN5
D15		P65	CS5#/CKE				
E1		PJ5					
E2	EMLE						
E3		PF5				IRQ4	
E4	VSS						
E5*1	NC						
E12		PE6	D14[A14/D14]	TIOCA11	MOSIB	IRQ6	AN4
E13	TRDATA0	PG2	D26				
E14	TRDATA1	PG3	D27				
E15		P67	CS7#/DQM1		CRX2*3	IRQ15	
F1	VBATT						
F2	VCL						
F3		PJ3		MTIOC3C	CTS6#/RTS6#/CTS0#/ RTS0#/SS6#/SS0#		
F4	BSCANP						
F12		P66	CS6#/DQM0		CTX2*3		
F13	TRSYNC	PG4	D28				
F14		PA0	A0/BC0#/DQM2	MTIOC4A/TIOCA0/PO16	ET_TX_EN/ RMII_TXD_EN/SSLA1		
F15	VSS						
G1	XCIN						
G2	XCOU						
G3	MD/FINED						
G4	TRST#	PF4					
G12	TRCLK	PG5	D29				
G13	TRDATA2	PG6	D30				
G14		PA1	A1/DQM3	MTIOC0B/MTCLKC/ TIOCB0/PO17	ET_WOL/SCK5/SSLA2	IRQ11	
G15	VCC						
H1	XTAL	P37					
H2	VSS						

Note 3. Enabled only for the ROM capacity: 2 Mbytes/1.5 Mbytes

Table 1.12 List of Pins and Pin Functions (64-Pin LQFP) (1/3)

Pin Number 64-Pin LQFP	Power Supply Clock System Control	I/O Port	Timer (MTU2a, TPUa, TMR, PPG, RTCa, POE2a)	Timer Communications (SClC, SClD, RSPI, RIIC, CAN, IEB, USB)	Interrupt	S12ADa, DAa
1	EMLE					
2	VCL					
3	MD/FINED					
4	XCIN					
5	XCOUT					
6	RES#					
7	XTAL	P37				
8	VSS					
9	EXTAL	P36				
10	VCC					
11		P35			NMI	
12	VBATT					
13		P31	MTIOC4D/TMCI2/PO9/ RTCIC1	CTS1#/RTS1#/SS1#/ SSLB0/USB0_DPUPE	IRQ1-DS	
14	TDI	P30	MTIOC4B/TMRI3/PO8/ POE8#/RTCIC0	RXD1/SMISO1/SSCL1/ MISOB/USB0_DRPD	IRQ0-DS	
15	TCK/FINEC	P27	MTIOC2B/TMCI3/PO7	SCK1/RSPCKB		
16	TDO	P26	MTIOC2A/TMO1/PO6	TXD1/SMOSI1/SSDA1/ MOSIB/USB0_VBUSEN		
17	TRST#	P17	MTIOC3A/MTIOC3B/ TIOCB0/TCLKD/TMO1/ PO15/POE8#	SCK1/MISOA/ SDA2-DS/IETXD	IRQ7	
18	TMS	P16	MTIOC3C/MTIOC3D/ TIOCB1/TCLKC/TMO2/ PO14/RTCOUT	TXD1/SMOSI1/SSDA1/ MOSIA/SCL2-DS/IERXD/ USB0_VBUS/ USB0_VBUSEN/ USB0_OVRCURB	IRQ6	ADTRG0#
19		P15	MTIOC0B/MTCLKB/ TIOCB2/TCLKB/TMCI2/ PO13	RXD1/SMISO1/SSCL1/ CRX1-DS	IRQ5	
20		P14	MTIOC3A/MTCLKA/ TIOCB5/TCLKA/TMRI2/ PO15	CTS1#/RTS1#/SS1#/ CTX1/USB0_DPUPE/ USB0_OVRCURA	IRQ4	
21	VCC_USB					
22				USB0_DM		
23				USB0_DP		
24	VSS_USB					
25		P55	MTIOC4D/TMO3	CRX1	IRQ10	
26		P54	MTIOC4B/TMCI1	CTX1		
27		PC7	MTIOC3A/ MTCLKB/TMO2 /PO31	TXD8/SMOSI8/SSDA8/ MISOA	IRQ14	
28		PC6	MTIOC3C/MTCLKA/ TMCI2/PO30	RXD8/SMISO8/SSCL8/ MOSIA/USB0_EXICEN	IRQ13	
29		PC5	MTIOC3B/MTCLKD/ TMRI2/PO29	SCK8/RSPCKA/USB0_ID		
30		PC4	MTIOC3D/MTCLKC/ TMCI1/PO25/POE0#	SCK5/CTS8#/RTS8#/SS8#/ SSLA0/USB0_DPRPD		
31		PC3	MTIOC4D/TCLKB/ PO24	TXD5/SMOSI5/SSDA5/ IETXD		

Table 4.1 List of I/O Registers (Address Order) (2/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 201Ch	DMAC0	DMA transfer enable register	DMCNT	8	8	2	ICLK	DMACA
0008 201Dh	DMAC0	DMA software start register	DMREQ	8	8	2	ICLK	DMACA
0008 201Eh	DMAC0	DMA status register	DMSTS	8	8	2	ICLK	DMACA
0008 201Fh	DMAC0	DMA activation source flag control register	DMCSL	8	8	2	ICLK	DMACA
0008 2040h	DMAC1	DMA source address register	DMSAR	32	32	2	ICLK	DMACA
0008 2044h	DMAC1	DMA destination address register	DMDAR	32	32	2	ICLK	DMACA
0008 2048h	DMAC1	DMA transfer count register	DMCRA	32	32	2	ICLK	DMACA
0008 204Ch	DMAC1	DMA block transfer count register	DMCRB	16	16	2	ICLK	DMACA
0008 2050h	DMAC1	DMA transfer mode register	DMTMD	16	16	2	ICLK	DMACA
0008 2053h	DMAC1	DMA interrupt setting register	DMINT	8	8	2	ICLK	DMACA
0008 2054h	DMAC1	DMA address mode register	DMAMD	16	16	2	ICLK	DMACA
0008 205Ch	DMAC1	DMA transfer enable register	DMCNT	8	8	2	ICLK	DMACA
0008 205Dh	DMAC1	DMA software start register	DMREQ	8	8	2	ICLK	DMACA
0008 205Eh	DMAC1	DMA status register	DMSTS	8	8	2	ICLK	DMACA
0008 205Fh	DMAC1	DMA activation source flag control register	DMCSL	8	8	2	ICLK	DMACA
0008 2080h	DMAC2	DMA source address register	DMSAR	32	32	2	ICLK	DMACA
0008 2084h	DMAC2	DMA destination address register	DMDAR	32	32	2	ICLK	DMACA
0008 2088h	DMAC2	DMA transfer count register	DMCRA	32	32	2	ICLK	DMACA
0008 208Ch	DMAC2	DMA block transfer count register	DMCRB	16	16	2	ICLK	DMACA
0008 2090h	DMAC2	DMA transfer mode register	DMTMD	16	16	2	ICLK	DMACA
0008 2093h	DMAC2	DMA interrupt setting register	DMINT	8	8	2	ICLK	DMACA
0008 2094h	DMAC2	DMA address mode register	DMAMD	16	16	2	ICLK	DMACA
0008 209Ch	DMAC2	DMA transfer enable register	DMCNT	8	8	2	ICLK	DMACA
0008 209Dh	DMAC2	DMA software start register	DMREQ	8	8	2	ICLK	DMACA
0008 209Eh	DMAC2	DMA status register	DMSTS	8	8	2	ICLK	DMACA
0008 209Fh	DMAC2	DMA activation source flag control register	DMCSL	8	8	2	ICLK	DMACA
0008 20C0h	DMAC3	DMA source address register	DMSAR	32	32	2	ICLK	DMACA
0008 20C4h	DMAC3	DMA destination address register	DMDAR	32	32	2	ICLK	DMACA
0008 20C8h	DMAC3	DMA transfer count register	DMCRA	32	32	2	ICLK	DMACA
0008 20CCh	DMAC3	DMA block transfer count register	DMCRB	16	16	2	ICLK	DMACA
0008 20D0h	DMAC3	DMA transfer mode register	DMTMD	16	16	2	ICLK	DMACA
0008 20D3h	DMAC3	DMA interrupt setting register	DMINT	8	8	2	ICLK	DMACA
0008 20D4h	DMAC3	DMA address mode register	DMAMD	16	16	2	ICLK	DMACA
0008 20DCh	DMAC3	DMA transfer enable register	DMCNT	8	8	2	ICLK	DMACA
0008 20DDh	DMAC3	DMA software start register	DMREQ	8	8	2	ICLK	DMACA
0008 20DEh	DMAC3	DMA status register	DMSTS	8	8	2	ICLK	DMACA
0008 20DFh	DMAC3	DMA activation source flag control register	DMCSL	8	8	2	ICLK	DMACA
0008 2200h	DMAC	DMACA module activation register	DMAST	8	8	2	ICLK	DMACA
0008 2400h	DTC	DTC control register	DTCCR	8	8	2	ICLK	DTCa
0008 2404h	DTC	DTC vector base register	DTCVBR	32	32	2	ICLK	DTCa
0008 2408h	DTC	DTC address mode register	DTCADMOD	8	8	2	ICLK	DTCa
0008 240Ch	DTC	DTC module start register	DTCST	8	8	2	ICLK	DTCa
0008 240Eh	DTC	DTC status register	DTCSTS	16	16	2	ICLK	DTCa
0008 2800h	EXDMAC0	EXDMA source address register	EDMSAR	32	32	1, 2	BCLK	EXDMACa
0008 2804h	EXDMAC0	EXDMA destination address register	EDMDAR	32	32	1, 2	BCLK	EXDMACa
0008 2808h	EXDMAC0	EXDMA transfer count register	EDMCRA	32	32	1, 2	BCLK	EXDMACa
0008 280Ch	EXDMAC0	EXDMA block transfer count register	EDMCRB	16	16	1, 2	BCLK	EXDMACa
0008 2810h	EXDMAC0	EXDMA transfer mode register	EDMTMD	16	16	1, 2	BCLK	EXDMACa
0008 2812h	EXDMAC0	EXDMA output setting register	EDMOMD	8	8	1, 2	BCLK	EXDMACa
0008 2813h	EXDMAC0	EXDMA interrupt setting register	EDMINT	8	8	1, 2	BCLK	EXDMACa
0008 2814h	EXDMAC0	EXDMA address mode register	EDMAMD	32	32	1, 2	BCLK	EXDMACa

Table 4.1 List of I/O Registers (Address Order) (11/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK≥PCLK	ICLK<PCLK	
0008 71EEh	ICU	DTC activation enable register 238	DTCER238	8	8	2	ICLK	ICUb
0008 71EFh	ICU	DTC activation enable register 239	DTCER239	8	8	2	ICLK	
0008 71F1h	ICU	DTC activation enable register 241	DTCER241	8	8	2	ICLK	
0008 71F2h	ICU	DTC activation enable register 242	DTCER242	8	8	2	ICLK	
0008 71F4h	ICU	DTC activation enable register 244	DTCER244	8	8	2	ICLK	
0008 71F5h	ICU	DTC activation enable register 245	DTCER245	8	8	2	ICLK	
0008 71F7h	ICU	DTC activation enable register 247	DTCER247	8	8	2	ICLK	
0008 71F8h	ICU	DTC activation enable register 248	DTCER248	8	8	2	ICLK	
0008 71FAh	ICU	DTC activation enable register 250	DTCER250	8	8	2	ICLK	
0008 71FBh	ICU	DTC activation enable register 251	DTCER251	8	8	2	ICLK	
0008 7202h	ICU	Interrupt request enable register 02	IER02	8	8	2	ICLK	
0008 7203h	ICU	Interrupt request enable register 03	IER03	8	8	2	ICLK	
0008 7204h	ICU	Interrupt request enable register 04	IER04	8	8	2	ICLK	
0008 7205h	ICU	Interrupt request enable register 05	IER05	8	8	2	ICLK	
0008 7206h	ICU	Interrupt request enable register 06	IER06	8	8	2	ICLK	
0008 7207h	ICU	Interrupt request enable register 07	IER07	8	8	2	ICLK	
0008 7208h	ICU	Interrupt request enable register 08	IER08	8	8	2	ICLK	
0008 7209h	ICU	Interrupt request enable register 09	IER09	8	8	2	ICLK	
0008 720Bh	ICU	Interrupt request enable register 0B	IER0B	8	8	2	ICLK	
0008 720Ch	ICU	Interrupt request enable register 0C	IER0C	8	8	2	ICLK	
0008 720Dh	ICU	Interrupt request enable register 0D	IER0D	8	8	2	ICLK	
0008 720Eh	ICU	Interrupt request enable register 0E	IER0E	8	8	2	ICLK	
0008 720Fh	ICU	Interrupt request enable register 0F	IER0F	8	8	2	ICLK	
0008 7210h	ICU	Interrupt request enable register 10	IER10	8	8	2	ICLK	
0008 7211h	ICU	Interrupt request enable register 11	IER11	8	8	2	ICLK	
0008 7212h	ICU	Interrupt request enable register 12	IER12	8	8	2	ICLK	
0008 7213h	ICU	Interrupt request enable register 13	IER13	8	8	2	ICLK	
0008 7214h	ICU	Interrupt request enable register 14	IER14	8	8	2	ICLK	
0008 7215h	ICU	Interrupt request enable register 15	IER15	8	8	2	ICLK	
0008 7216h	ICU	Interrupt request enable register 16	IER16	8	8	2	ICLK	
0008 7217h	ICU	Interrupt request enable register 17	IER17	8	8	2	ICLK	
0008 7218h	ICU	Interrupt request enable register 18	IER18	8	8	2	ICLK	
0008 7219h	ICU	Interrupt request enable register 19	IER19	8	8	2	ICLK	
0008 721Ah	ICU	Interrupt request enable register 1A	IER1A	8	8	2	ICLK	
0008 721Bh	ICU	Interrupt request enable register 1B	IER1B	8	8	2	ICLK	
0008 721Ch	ICU	Interrupt request enable register 1C	IER1C	8	8	2	ICLK	
0008 721Dh	ICU	Interrupt request enable register 1D	IER1D	8	8	2	ICLK	
0008 721Eh	ICU	Interrupt request enable register 1E	IER1E	8	8	2	ICLK	
0008 721Fh	ICU	Interrupt request enable register 1F	IER1F	8	8	2	ICLK	
0008 72E0h	ICU	Software interrupt activation register	SWINTR	8	8	2	ICLK	
0008 72F0h	ICU	Fast interrupt set register	FIR	16	16	2	ICLK	
0008 7300h	ICU	Interrupt source priority register 000	IPR000	8	8	2	ICLK	
0008 7301h	ICU	Interrupt source priority register 001	IPR001	8	8	2	ICLK	
0008 7302h	ICU	Interrupt source priority register 002	IPR002	8	8	2	ICLK	
0008 7303h	ICU	Interrupt source priority register 003	IPR003	8	8	2	ICLK	
0008 7304h	ICU	Interrupt source priority register 004	IPR004	8	8	2	ICLK	
0008 7305h	ICU	Interrupt source priority register 005	IPR005	8	8	2	ICLK	
0008 7306h	ICU	Interrupt source priority register 006	IPR006	8	8	2	ICLK	
0008 7307h	ICU	Interrupt source priority register 007	IPR007	8	8	2	ICLK	
0008 7320h	ICU	Interrupt source priority register 032	IPR032	8	8	2	ICLK	
0008 7321h	ICU	Interrupt source priority register 033	IPR033	8	8	2	ICLK	

Table 4.1 List of I/O Registers (Address Order) (17/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function	
						ICLK≥PCLK	ICLK<PCLK		
0008 81A8h	TPU8	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK	TPUa	
0008 81AAh	TPU8	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK		
0008 81B0h	TPU9	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK		
0008 81B1h	TPU9	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK		
0008 81B2h	TPU9	Timer I/O control register H	TIORH	8	8	2, 3 PCLKB	2 ICLK		
0008 81B3h	TPU9	Timer I/O control register L	TIORL	8	8	2, 3 PCLKB	2 ICLK		
0008 81B4h	TPU9	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK		
0008 81B5h	TPU9	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK		
0008 81B6h	TPU9	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK		
0008 81B8h	TPU9	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK		
0008 81BAh	TPU9	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK		
0008 81BCh	TPU9	Timer general register C	TGRC	16	16	2, 3 PCLKB	2 ICLK		
0008 81BEh	TPU9	Timer general register D	TGRD	16	16	2, 3 PCLKB	2 ICLK		
0008 81C0h	TPU10	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK		
0008 81C1h	TPU10	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK		
0008 81C2h	TPU10	Timer I/O control register	TIOR	8	8	2, 3 PCLKB	2 ICLK		
0008 81C4h	TPU10	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK		
0008 81C5h	TPU10	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK		
0008 81C6h	TPU10	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK		
0008 81C8h	TPU10	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK		
0008 81CAh	TPU10	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK		
0008 81D0h	TPU11	Timer control register	TCR	8	8	2, 3 PCLKB	2 ICLK		
0008 81D1h	TPU11	Timer mode register	TMDR	8	8	2, 3 PCLKB	2 ICLK		
0008 81D2h	TPU11	Timer I/O control register	TIOR	8	8	2, 3 PCLKB	2 ICLK		
0008 81D4h	TPU11	Timer interrupt enable register	TIER	8	8	2, 3 PCLKB	2 ICLK		
0008 81D5h	TPU11	Timer status register	TSR	8	8	2, 3 PCLKB	2 ICLK		
0008 81D6h	TPU11	Timer counter	TCNT	16	16	2, 3 PCLKB	2 ICLK		
0008 81D8h	TPU11	Timer general register A	TGRA	16	16	2, 3 PCLKB	2 ICLK		
0008 81DAh	TPU11	Timer general register B	TGRB	16	16	2, 3 PCLKB	2 ICLK		
0008 81E6h	PPG0	PPG output control register	PCR	8	8	2, 3 PCLKB	2 ICLK		PPG
0008 81E7h	PPG0	PPG output mode register	PMR	8	8	2, 3 PCLKB	2 ICLK		
0008 81E8h	PPG0	Next data enable register H	NDERH	8	8	2, 3 PCLKB	2 ICLK		
0008 81E9h	PPG0	Next data enable register L	NDERL	8	8	2, 3 PCLKB	2 ICLK		
0008 81EAh	PPG0	Output data register H	PODRH	8	8	2, 3 PCLKB	2 ICLK		
0008 81EBh	PPG0	Output data register L	PODRL	8	8	2, 3 PCLKB	2 ICLK		
0008 81ECh <sup>*1</sup>	PPG0	Next data register H	NDRH	8	8	2, 3 PCLKB	2 ICLK		
0008 81EDh <sup>*2</sup>	PPG0	Next data register L	NDRL	8	8	2, 3 PCLKB	2 ICLK		
0008 81EEh <sup>*1</sup>	PPG0	Next data register H	NDRH2	8	8	2, 3 PCLKB	2 ICLK		
0008 81EFh <sup>*2</sup>	PPG0	Next data register L	NDRL2	8	8	2, 3 PCLKB	2 ICLK		
0008 81F0h	PPG1	PPG trigger select register	PTRSLR	8	8	2, 3 PCLKB	2 ICLK		
0008 81F6h	PPG1	PPG output control register	PCR	8	8	2, 3 PCLKB	2 ICLK		
0008 81F7h	PPG1	PPG output mode register	PMR	8	8	2, 3 PCLKB	2 ICLK		
0008 81F8h	PPG1	Next data enable register H	NDERH	8	8	2, 3 PCLKB	2 ICLK		
0008 81F9h	PPG1	Next data enable register L	NDERL	8	8	2, 3 PCLKB	2 ICLK		
0008 81FAh	PPG1	Output data register H	PODRH	8	8	2, 3 PCLKB	2 ICLK		
0008 81FBh	PPG1	Output data register L	PODRL	8	8	2, 3 PCLKB	2 ICLK		
0008 81FCh <sup>*3</sup>	PPG1	Next data register H	NDRH	8	8	2, 3 PCLKB	2 ICLK		
0008 81FDh <sup>*4</sup>	PPG1	Next data register L	NDRL	8	8	2, 3 PCLKB	2 ICLK		
0008 81FEh <sup>*3</sup>	PPG1	Next data register H	NDRH2	8	8	2, 3 PCLKB	2 ICLK	PPG	
0008 81FFh <sup>*4</sup>	PPG1	Next data register L	NDRL2	8	8	2, 3 PCLKB	2 ICLK		

Table 4.1 List of I/O Registers (Address Order) (35/50)

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK $\geq$ PCLK	ICLK<PCLK	
0008 C344h	ICU	Group 1 interrupt enable register	GEN01	32	32	1 to 2PCLKB	2 ICLK	ICUb
0008 C348h	ICU	Group 2 interrupt enable register	GEN02	32	32	1 to 2PCLKB	2 ICLK	
0008 C34Ch	ICU	Group 3 interrupt enable register	GEN03	32	32	1 to 2PCLKB	2 ICLK	
0008 C350h	ICU	Group 4 interrupt enable register	GEN04	32	32	1 to 2PCLKB	2 ICLK	
0008 C354h	ICU	Group 5 interrupt enable register	GEN05	32	32	1 to 2PCLKB	2 ICLK	
0008 C358h	ICU	Group 6 interrupt enable register	GEN06	32	32	1 to 2PCLKB	2 ICLK	
0008 C370h	ICU	Group 12 interrupt enable register	GEN12	32	32	1 to 2PCLKB	2 ICLK	
0008 C380h	ICU	Group 0 interrupt clear register	GCR00	32	32	1 to 2PCLKB	2 ICLK	
0008 C384h	ICU	Group 1 interrupt clear register	GCR01	32	32	1 to 2PCLKB	2 ICLK	
0008 C388h	ICU	Group 2 interrupt clear register	GCR02	32	32	1 to 2PCLKB	2 ICLK	
0008 C38Ch	ICU	Group 3 interrupt clear register	GCR03	32	32	1 to 2PCLKB	2 ICLK	
0008 C390h	ICU	Group 4 interrupt clear register	GCR04	32	32	1 to 2PCLKB	2 ICLK	
0008 C394h	ICU	Group 5 interrupt clear register	GCR05	32	32	1 to 2PCLKB	2 ICLK	
0008 C398h	ICU	Group 6 interrupt clear register	GCR06	32	32	1 to 2PCLKB	2 ICLK	
0008 C3C0h	ICU	Unit select register	SEL	32	32	1 to 2PCLKB	2 ICLK	
0008 C400h	RTC	64-Hz counter	R64CNT	8	8	2, 3 PCLKB	2 ICLK	
0008 C402h	RTC	Second counter	RSECCNT	8	8	2, 3 PCLKB	2 ICLK	
0008 C404h	RTC	Minute counter	RMINCNT	8	8	2, 3 PCLKB	2 ICLK	
0008 C406h	RTC	Hour counter	RHRCNT	8	8	2, 3 PCLKB	2 ICLK	
0008 C408h	RTC	Day-of-week counter	RWKCNT	8	8	2, 3 PCLKB	2 ICLK	
0008 C40Ah	RTC	Date counter	RDAYCNT	8	8	2, 3 PCLKB	2 ICLK	
0008 C40Ch	RTC	Month counter	RMONCNT	8	8	2, 3 PCLKB	2 ICLK	
0008 C40Eh	RTC	Year counter	RYRCNT	16	16	2, 3 PCLKB	2 ICLK	
0008 C410h	RTC	Second alarm register	RSECAR	8	8	2, 3 PCLKB	2 ICLK	
0008 C412h	RTC	Minute alarm register	RMINAR	8	8	2, 3 PCLKB	2 ICLK	
0008 C414h	RTC	Hour alarm register	RHRAR	8	8	2, 3 PCLKB	2 ICLK	
0008 C416h	RTC	Day-of-week alarm register	RWKAR	8	8	2, 3 PCLKB	2 ICLK	
0008 C418h	RTC	Date alarm register	RDAYAR	8	8	2, 3 PCLKB	2 ICLK	
0008 C41Ah	RTC	Month alarm register	RMONAR	8	8	2, 3 PCLKB	2 ICLK	
0008 C41Ch	RTC	Year alarm register	RYRAR	16	16	2, 3 PCLKB	2 ICLK	
0008 C41Eh	RTC	Year alarm enable register	RYRAREN	8	8	2, 3 PCLKB	2 ICLK	
0008 C422h	RTC	RTC control register 1	RCR1	8	8	2, 3 PCLKB	2 ICLK	
0008 C424h	RTC	RTC control register 2	RCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 C426h	RTC	RTC control register 3	RCR3	8	8	2, 3 PCLKB	2 ICLK	
0008 C428h	RTC	RTC control register 4	RCR4	8	8	2, 3 PCLKB	2 ICLK	
0008 C42Ah	RTC	Frequency register H	RFRH	16	16	2, 3 PCLKB	2 ICLK	
0008 C42Ch	RTC	Frequency register L	RFRL	16	16	2, 3 PCLKB	2 ICLK	
0008 C42Eh	RTC	Time error adjustment register	RADJ	8	8	2, 3 PCLKB	2 ICLK	
0008 C440h	RTC	Time capture control register 0	RTCCR0	8	8	2, 3 PCLKB	2 ICLK	
0008 C442h	RTC	Time capture control register 1	RTCCR1	8	8	2, 3 PCLKB	2 ICLK	
0008 C444h	RTC	Time capture control register 2	RTCCR2	8	8	2, 3 PCLKB	2 ICLK	
0008 C452h	RTC	Second capture register 0	RSECCP0	8	8	2, 3 PCLKB	2 ICLK	
0008 C454h	RTC	Minute capture register 0	RMINCP0	8	8	2, 3 PCLKB	2 ICLK	

**Table 4.1 List of I/O Registers (Address Order) (49/50)**

Address	Module Symbol	Register Name	Register Symbol	Number of Bits	Access Size	Number of Access States		Related Function
						ICLK $\geq$ PCLK	ICLK $<$ PCLK	
000C 0100h	ETHERC	ETHERC mode register	ECMR	32	32	5, 6 PCLKA	—	ETHERC
000C 0108h	ETHERC	Receive frame length register	RFLR	32	32	5, 6 PCLKA	—	
000C 0110h	ETHERC	ETHERC status register	ECSR	32	32	5, 6 PCLKA	—	
000C 0118h	ETHERC	ETHERC interrupt permission register	ECSIPR	32	32	5, 6 PCLKA	—	
000C 0120h	ETHERC	PHY interface register	PIR	32	32	5, 6 PCLKA	—	
000C 0128h	ETHERC	PHY status register	PSR	32	32	5, 6 PCLKA	—	
000C 0140h	ETHERC	Random number generation counter upper limit setting register	RDMLR	32	32	5, 6 PCLKA	—	
000C 0150h	ETHERC	IPG register	IPGR	32	32	5, 6 PCLKA	—	
000C 0154h	ETHERC	Automatic PAUSE frame register	APR	32	32	5, 6 PCLKA	—	
000C 0158h	ETHERC	Manual PAUSE frame register	MPR	32	32	5, 6 PCLKA	—	
000C 0160h	ETHERC	PAUSE Frame receive counter register	RFCF	32	32	5, 6 PCLKA	—	
000C 0164h	ETHERC	Automatic PAUSE frame retransmit count register	TPAUSER	32	32	5, 6 PCLKA	—	
000C 0168h	ETHERC	PAUSE frame retransmit counter register	TPAUSECR	32	32	5, 6 PCLKA	—	
000C 016Ch	ETHERC	Broadcast frame receive count setting register	BCFRR	32	32	5, 6 PCLKA	—	
000C 01C0h	ETHERC	MAC address high register	MAHR	32	32	5, 6 PCLKA	—	
000C 01C8h	ETHERC	MAC address low register	MALR	32	32	5, 6 PCLKA	—	
000C 01D0h	ETHERC	Transmit retry over counter register	TROCR	32	32	5, 6 PCLKA	—	
000C 01D4h	ETHERC	Delayed collision detect counter register	CDCR	32	32	5, 6 PCLKA	—	
000C 01D8h	ETHERC	Lost carrier counter register	LCCR	32	32	5, 6 PCLKA	—	
000C 01DCh	ETHERC	Carrier not detect counter register	CNDCR	32	32	5, 6 PCLKA	—	
000C 01E4h	ETHERC	CRC error frame receive counter register	CEFCR	32	32	5, 6 PCLKA	—	
000C 01E8h	ETHERC	Frame receive error counter register	FRECR	32	32	5, 6 PCLKA	—	
000C 01ECh	ETHERC	Too-short frame receive counter register	TSFRCR	32	32	5, 6 PCLKA	—	
000C 01F0h	ETHERC	Too-long frame receive counter register	TLFRCR	32	32	5, 6 PCLKA	—	
000C 01F4h	ETHERC	Residual-bit frame receive counter register	RFCR	32	32	5, 6 PCLKA	—	
000C 01F8h	ETHERC	Multicast address frame receive counter register	MAFCR	32	32	5, 6 PCLKA	—	

- Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.
- Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.
- Note 3.  $I_{CC}$  depends on  $f$  (ICLK) as follows. (ICLK:PCLK:BCLK:BCLK pin = 8:4:4:2)  
 $I_{CC}$  Max. =  $0.87 \times f + 13$  (max. operation in high-speed operating mode)  
 $I_{CC}$  Typ. =  $0.35 \times f + 5$  (normal operation in high-speed operating mode)  
 $I_{CC}$  Typ. =  $1.0 \times f + 3$  (low-speed operating mode 1)  
 $I_{CC}$  Max. =  $0.53 \times f + 12$  (sleep mode)
- Note 4. This does not include the BGO operation.
- Note 5. This is the increase for programming or erasure of the ROM or flash memory for data storage during program execution.
- Note 6. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.
- Note 7. The reference power supply current is included in the power supply current value for 10-bit A/D conversion and D/A conversion.
- Note 8. When  $V_{BATT}$  is used
- Note 9. The current values for 10-bit A/D converter and 10-bit D/A converter are included in the current from the VREFH pin.
- Note 10. The values are the sum of  $I_{AVCC0}$  and  $I_{VREFH}$ .

**Table 5.10 Operation Frequency Value (Low-Speed Operating Mode 2)**

Conditions:  $V_{CC} = AVCC0 = VREFH = VCC\_USB = V_{BATT} = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$ ,  
 $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V,  $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	
Operation frequency	System clock (ICLK)	f	32	—	143.75	kHz	
	Peripheral module clock (PCLKA)		—	—	143.75		
	Peripheral module clock (PCLKB)		—	—	143.75		
	FlashIF clock (FCLK)		32	—	143.75		
	External bus clock (BCLK)	Packages with 177 to 144 pins		—	—		143.75
		Packages with 100 pins or less		—	—		143.75
	BCLK pin output	Packages with 177 to 144 pins		—	—		143.75
		Packages with 100 pins or less		—	—		143.75
	SDRAM clock (SDCLK)	Packages with 177 to 144 pins only		—	—		143.75
	SDCLK pin output	Packages with 177 to 144 pins only		—	—		143.75
	USB clock (UCLK)			—	—		143.75
IEBUS clock (IECLK)			—	—	143.75		

### 5.3.1 Reset Timing

**Table 5.11 Reset Timing**

Conditions:  $V_{CC} = AVCC0 = VREFH = VCC\_USB = V_{BATT} = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$ ,  
 $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V,  $T_a = T_{opr}$

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
RES# pulse width	Power-on	$t_{RESWP}$	2	—	—	ms	Figure 5.1
	Deep software standby mode	$t_{RESWD}$	1	—	—	ms	Figure 5.2
	Software standby mode, low-speed operating mode 2	$t_{RESWS}$	1	—	—	ms	
	Programming or erasure of the ROM or E2 data-flash memory or blank checking of the E2 DataFlash memory	$t_{RESW}$	200	—	—	$\mu$ s	
	Other than above	$t_{RESW}$	200	—	—	$\mu$ s	
Wait time after RES# cancellation		$t_{RESWT}$	59	—	60	$t_{cyc}$	Figure 5.1
Internal reset time (independent watchdog timer reset, watchdog timer reset, software reset)		$t_{RESW2}$	112	—	120	$t_{cyc}$	




Figure 5.5 Main Clock Oscillation Start Timing




Figure 5.6 LOCO, IWDTCLK Oscillation Start Timing




Figure 5.7 HOCO Oscillation Start Timing (After Reset is Canceled by Setting the OFS1.HOCOEN Bit to 0)







Figure 5.8 HOCO Clock Oscillation Start Timing (Oscillation is Started by Setting the HOCOCR.HCSTP Bit)



**Figure 5.9 HOCO Power Supply Control Timing**



**Figure 5.10 PLL Clock Oscillation Start Timing (PLL is Operated after Main Clock Oscillation Has Settled)**



**Figure 5.11 PLL Clock Oscillation Start Timing (PLL is Operated before Main Clock Oscillation Has Settled)**






Figure 5.25 SDRAM Space Single Write Bus Timing




Figure 5.36 MTU Clock Input Timing




Figure 5.37 POE# Input Timing




Figure 5.38 8-Bit Timer Clock Input Timing




Figure 5.39 SCK Clock Input Timing

**Table 5.29 12-Bit A/D Conversion Characteristics**

Conditions:  $V_{CC} = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$   
 $VSS = AVSS0 = VREFL/VREFLO = VSS\_USB = 0$  V  
 $PCLK = 8$  to  $50$  MHz  
 $T_a = T_{opr}$

Item			Min.	Typ.	Max.	Unit	Test Conditions
Resolution			—	—	12	Bit	
Conversion time*1 (Operation at $PCLK = 50$ MHz)	AN0 to AN7	Permissible signal source impedance (max.) = $1.0$ k $\Omega$	1.0 (0.4)*2	—	—	$\mu$ s	Sampling in 20 states
	Other channels	Permissible signal source impedance (max.) = $1.0$ k $\Omega$ , $AVCC \geq 3.0$ V	2.0 (1.4)*2	—	—	$\mu$ s	Sampling in 70 states
		Permissible signal source impedance (max.) = $1.0$ k $\Omega$ , $AVCC \geq 2.7$ V	5.6 (5.0)*2	—	—	$\mu$ s	Sampling in 250 states
Analog input capacitance			—	—	30	pF	
Offset error			—	$\pm 2.0$	$\pm 7.5$	LSB	
Full-scale error			—	$\pm 2.0$	$\pm 7.5$	LSB	
Quantization error			—	$\pm 0.5$	—	LSB	
Absolute accuracy			—	$\pm 2.5$	$\pm 8.0$	LSB	
DNL differential nonlinearity error			—	$\pm 2.0$	$\pm 4.0$	LSB	
INL integral nonlinearity error			—	$\pm 2.0$	$\pm 4.0$	LSB	

Note: The above specification values apply when there is no access to the external bus during A/D conversion. If access proceeds during A/D conversion, values may not fall within the above ranges.

Note 1. The conversion time includes the sampling time and the comparison time. As the test conditions, the number of sampling states is indicated.

Note 2. The value in parentheses indicates the sampling time.

**Table 5.30 A/D Internal Reference Voltage Characteristics**

Conditions:  $V_{CC} = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$   
 $VSS = AVSS0 = VREFL/VREFLO = VSS\_USB = 0$  V  
 $PCLK = 8$  to  $50$  MHz  
 $T_a = T_{opr}$

Item	Min.	Typ.	Max.	Unit	Test Conditions
A/D Internal reference voltage	1.45	1.50	1.55	V	




Figure B 176-pin LFBGA (PLBG0176GA-A)




Figure D 145-pin TFLGA (PTLG0145KA-A)

Rev.	Date	Description	
		Page	Summary
1.70	Oct 08. 2013	80 to 127	Table 4.1 List of I/O Registers (Address Order), changed
		5. Electrical Characteristics	
		131, 132	Table 5.4 DC Characteristics (3), changed, Note. 9, Note. 10, added
		133	Table 5.6 Permissible Output Currents, changed
		139	Table 5.12 Clock Timing (Sub-Clock Related), Note 3, added
		167	Table 5.25 Timing of On-Chip Peripheral Modules (8), added
		175	Figure 5.58 PDC Timing, added
		175	Figure 5.59 PDC Input Clock Characteristic, added
		176	Figure 5.60 PDC Output Clock Characteristic, added
		178	Table 5.27 10-Bit A/D Conversion Characteristics, changed
		179	Table 5.28 12-Bit A/D Conversion Characteristics, changed
		185	Table 5.35 ROM (Flash Memory for Code Storage) Characteristics (1), added
		185	Table 5.36 ROM (Flash Memory for Code Storage) Characteristics (2), changed
		186	Table 5.37 E2 Flash Characteristics (1), added
		186	Table 5.38 E2 Flash Characteristics (2), changed
		Appendix 1. Package Dimensions	
		197	Figure H 64-pin TFLGA (PTLG0064JA-A), added