



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                                 |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Not For New Designs                                                                                                                                                             |
| Core Processor             | RX                                                                                                                                                                              |
| Core Size                  | 32-Bit Single-Core                                                                                                                                                              |
| Speed                      | 100MHz                                                                                                                                                                          |
| Connectivity               | CANbus, EBI/EMI, I <sup>2</sup> C, LINbus, SCI, SPI, USB                                                                                                                        |
| Peripherals                | DMA, LVD, POR, PWM, WDT                                                                                                                                                         |
| Number of I/O              | 133                                                                                                                                                                             |
| Program Memory Size        | 2MB (2M x 8)                                                                                                                                                                    |
| Program Memory Type        | FLASH                                                                                                                                                                           |
| EEPROM Size                | 32K x 8                                                                                                                                                                         |
| RAM Size                   | 128K x 8                                                                                                                                                                        |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V                                                                                                                                                                     |
| Data Converters            | A/D 8x10b, 21x12b; D/A 2x10b                                                                                                                                                    |
| Oscillator Type            | Internal                                                                                                                                                                        |
| Operating Temperature      | -40°C ~ 85°C (TA)                                                                                                                                                               |
| Mounting Type              | Surface Mount                                                                                                                                                                   |
| Package / Case             | 176-LQFP                                                                                                                                                                        |
| Supplier Device Package    | 176-LFQFP (24x24)                                                                                                                                                               |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631ecdfe-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631ecdfe-v0</a> |

Table 1.3 List of Products (2/8)

| Group                | Part No.     | Package        | ROM Capacity | RAM Capacity | E2 Data Flash | Operating Frequency (Max.) | Operating Temp. Range |
|----------------------|--------------|----------------|--------------|--------------|---------------|----------------------------|-----------------------|
| RX63N<br>(D version) | R5F563NDDDLK | PTLG0145KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDLK | PTLG0145KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDLK | PTLG0145KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDLK | PTLG0145KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDLK | PTLG0145KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFHDFB | PLQP0144KA-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFDDFB | PLQP0144KA-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKHDFB | PLQP0144KA-A*1 | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKDDFB | PLQP0144KA-A   | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDFB | PLQP0144KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDFB | PLQP0144KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJHDFB | PLQP0144KA-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJDDFB | PLQP0144KA-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGHDFB | PLQP0144KA-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGDDFB | PLQP0144KA-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDFB | PLQP0144KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDFB | PLQP0144KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NYHDFB | PLQP0144KA-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NYDDFB | PLQP0144KA-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWHDFB | PLQP0144KA-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWDDFB | PLQP0144KA-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDFB | PLQP0144KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDFB | PLQP0144KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDFB | PLQP0144KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDFB | PLQP0144KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDLJ | PTLG0100JA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDLJ | PTLG0100JA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDLJ | PTLG0100JA-A*1 | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDLJ | PTLG0100JA-A*1 | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDLJ | PTLG0100JA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDLJ | PTLG0100JA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDLJ | PTLG0100JA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDLJ | PTLG0100JA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFHDFP | PLQP0100KB-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFDDFP | PLQP0100KB-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKHDFP | PLQP0100KB-A*1 | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKDDFP | PLQP0100KB-A   | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDFP | PLQP0100KB-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDFP | PLQP0100KB-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJHDFP | PLQP0100KB-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJDDFP | PLQP0100KB-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGHDFP | PLQP0100KB-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGDDFP | PLQP0100KB-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDFP | PLQP0100KB-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDFP | PLQP0100KB-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |




Figure 1.1 How to Read the Product Part No.

**Table 1.4 Pin Functions (5/6)**

| Classifications                  | Pin Name                                       | I/O    | Description                                                                                                             |
|----------------------------------|------------------------------------------------|--------|-------------------------------------------------------------------------------------------------------------------------|
| Ethernet controller              | ET_MDIO                                        | I/O    | Inputs or outputs bidirectional signals for exchange of management information between the RX63N Group and the PHY-LSI. |
| Parallel data capture unit (PDC) | PIXCLK                                         | Input  | Parallel data transfer clock                                                                                            |
|                                  | VSYNC                                          | Input  | Vertical synchronization signal                                                                                         |
|                                  | HSYNC                                          | Input  | Horizontal synchronization signal                                                                                       |
|                                  | PIXD7 to PIXD0                                 | Input  | 8-bit data                                                                                                              |
|                                  | PCKO                                           | Output | Outputs parallel data transfer clock signal                                                                             |
| USB power pins                   | VCC_USB                                        | Input  | Power supply pin. When the USB is not to be used, connect it to the VCC pin.                                            |
|                                  | VSS_USB                                        | Input  | Ground pin. When the USB is not to be used, connect it to the VSS pin.                                                  |
| USB 2.0 host/function module     | USB0_DP, USB1_DP                               | I/O    | Inputs or outputs USB transceiver D+ data.                                                                              |
|                                  | USB0_DM, USB1_DM                               | I/O    | Inputs or outputs USB transceiver D- data.                                                                              |
|                                  | USB0_VBUS, USB1_VBUS                           | Input  | Input pins for detection of connection and disconnection of the USB cable.                                              |
|                                  | USB0_EXICEN                                    | Output | Output pin for control the low power of the OTG chip.                                                                   |
|                                  | USB0_VBUSEN                                    | Output | Supply enable pin of VBUS (5 V) for the OTG chip.                                                                       |
|                                  | USB0_OVRCURA, USB0_OVRCURB,                    | Input  | Input pin for detection of external over current.                                                                       |
|                                  | USB0_ID                                        | Input  | ID input pin of mini-AB connector at the OTG operation.                                                                 |
|                                  | USB0_DPUPE, USB1_DPUPE                         | Output | Pull-up control pins of the D+ signal at the function operation.                                                        |
|                                  | USB0_DPRPD                                     | Output | Pull-down control pins of the D+ signal at the host operation.                                                          |
|                                  | USB0_DRPD                                      | Output | Pull-down control pins of the D- signal at the host operation.                                                          |
| CAN module                       | CRX0 to CRX2                                   | Input  | Input pin.                                                                                                              |
|                                  | CTX0 to CTX2                                   | Output | Output pin.                                                                                                             |
| Serial peripheral interface      | RSPCKA, RSPCKB, RSPCKC                         | I/O    | Clock input/output pin.                                                                                                 |
|                                  | MOSIA, MOSIB, MOSIC                            | I/O    | Inputs or outputs data output from the master.                                                                          |
|                                  | MISOA, MISOB, MISOC                            | I/O    | Inputs or outputs data output from the slave.                                                                           |
|                                  | SSLA0, SSLB0, SSLC0                            | I/O    | Input or output pins slave selection                                                                                    |
|                                  | SSLA1 to SSLA3, SSLB1 to SSLB3, SSLC1 to SSLC3 | Output | Output pins slave selection                                                                                             |
| IEBus controller                 | IERXD                                          | Input  | Input pin for data reception.                                                                                           |
|                                  | IETXD                                          | Output | Output pin for data transmission.                                                                                       |
| Realtime clock                   | RTCOUT                                         | Output | Output pin for 1-Hz clock.                                                                                              |
|                                  | RTCIC0 to RTCIC2                               | Input  | Time capture event input pin                                                                                            |
| 12-bit A/D converter             | AN000 to AN020                                 | Input  | Input pins for the analog signals to be processed by the A/D converter.                                                 |
|                                  | ADTRG0#                                        | Input  | Input pins for the external trigger signals that start the A/D conversion.                                              |
| 10-bit A/D converter             | AN0 to AN7                                     | Input  | Input pins for the analog signals to be processed by the A/D converter.                                                 |
|                                  | ANEX0                                          | Output | Extended analog output pin                                                                                              |
|                                  | ANEX1                                          | Input  | Extended analog input pin                                                                                               |
|                                  | ADTRG#                                         | Input  | Input pins for the external trigger signals that start the A/D conversion.                                              |
| D/A converter                    | DA0, DA1                                       | Output | Output pins for the analog signals to be processed by the D/A converter.                                                |

**Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA) (1/5)**

| Pin No.<br>145-pin<br>TFLGA | Power Supply<br>Clock<br>System Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timers<br>(MTU, TPU, TMR, PPG,<br>RTC, POE) | Communications<br>(ETHERC, SC1c, SC1d,<br>RSPI, RIIC, CAN, IEB,<br>USB, and PDC) | Interrupt | S12AD<br>AD<br>DA |
|-----------------------------|-----------------------------------------|----------|-------------------------|---------------------------------------------|----------------------------------------------------------------------------------|-----------|-------------------|
| A1                          | AVSS0                                   |          |                         |                                             |                                                                                  |           |                   |
| A2                          |                                         | P07      |                         |                                             |                                                                                  | IRQ15     | ADTRG0#           |
| A3                          |                                         | P40      |                         |                                             |                                                                                  | IRQ8-DS   | AN000             |
| A4                          |                                         | P42      |                         |                                             |                                                                                  | IRQ10-DS  | AN002             |
| A5                          |                                         | P45      |                         |                                             |                                                                                  | IRQ13-DS  | AN005             |
| A6                          |                                         | P90      | A16                     |                                             | TXD7/SMOSI7/SSDA7                                                                |           | AN014             |
| A7                          |                                         | P92      | A18                     |                                             | RXD7/SMISO7/SSCL7                                                                |           | AN016             |
| A8                          |                                         | PD2      | D2[A2/D2]               | MTIOC4D/TIOCA8                              | MISOC/CRX0                                                                       | IRQ2      | AN010             |
| A9                          |                                         | PD6      | D6[A6/D6]               | MTIC5V/POE1#                                | SSLC2                                                                            | IRQ6      | AN6               |
| A10                         | VSS                                     |          |                         |                                             |                                                                                  |           |                   |
| A11                         |                                         | P62      | CS2#/RAS#               |                                             |                                                                                  |           |                   |
| A12                         |                                         | PE1      | D9[A9/D9]               | MTIOC4C/TIOCD9/<br>PO18                     | TXD12/SMOSI12/SSDA12/<br>TXDX12/SIOX12/SSLB2/<br>RSPCKB                          |           | ANEX1             |
| A13                         |                                         | PE3      | D11[A11/D11]            | MTIOC4B/TIOCB9/<br>PO26/POE8#               | CTS12#/RTS12#/SS12#/<br>MISOB/ET_ERXD3                                           |           | AN1               |
| B1                          | VREFH                                   |          |                         |                                             |                                                                                  |           |                   |
| B2                          | AVCC0                                   |          |                         |                                             |                                                                                  |           |                   |
| B3                          |                                         | P05      |                         |                                             |                                                                                  | IRQ13     | DA1               |
| B4                          | VREFL0                                  |          |                         |                                             |                                                                                  |           |                   |
| B5                          |                                         | P43      |                         |                                             |                                                                                  | IRQ11-DS  | AN003             |
| B6                          |                                         | P47      |                         |                                             |                                                                                  | IRQ15-DS  | AN007             |
| B7                          |                                         | P91      | A17                     |                                             | SCK7                                                                             |           | AN015             |
| B8                          |                                         | PD0      | D0[A0/D0]               | TIOCA7                                      |                                                                                  | IRQ0      | AN008             |
| B9                          |                                         | PD4      | D4[A4/D4]               | POE3#                                       | SSLC0                                                                            | IRQ4      | AN012             |
| B10                         | VCC                                     |          |                         |                                             |                                                                                  |           |                   |
| B11                         |                                         | P61      | CS1#/SDCS#              |                                             |                                                                                  |           |                   |
| B12                         |                                         | PE2      | D10[A10/D10]            | MTIOC4A/TIOCA9/<br>PO23                     | RXD12/SMISO12/SSCL12/<br>RXDX12/SSLB3/MOSIB                                      | IRQ7-DS   | AN0               |
| B13                         |                                         | PE4      | D12[A12/D12]            | MTIOC4D/MTIOC1A/<br>TIOCA10/PO28            | SSLB0/ET_ERXD2                                                                   |           | AN2               |
| C1                          | VREFL                                   |          |                         |                                             |                                                                                  |           |                   |
| C2                          |                                         | P02      |                         | TMC11                                       | SCK6                                                                             | IRQ10     | AN020             |
| C3                          | VREFH0                                  |          |                         |                                             |                                                                                  |           |                   |
| C4                          |                                         | P41      |                         |                                             |                                                                                  | IRQ9-DS   | AN001             |
| C5                          |                                         | P46      |                         |                                             |                                                                                  | IRQ14-DS  | AN006             |
| C6                          | VSS                                     |          |                         |                                             |                                                                                  |           |                   |
| C7                          |                                         | PD1      | D1[A1/D1]               | MTIOC4B/TIOCB7/<br>TCLKG                    | MOSIC/CTX0                                                                       | IRQ1      | AN009             |
| C8                          |                                         | PD3      | D3[A3/D3]               | TIOCB8/TCLKH/POE8#                          | RSPCKC                                                                           | IRQ3      | AN011             |
| C9                          |                                         | PD7      | D7[A7/D7]               | MTIC5U/POE0#                                | SSLC3                                                                            | IRQ7      | AN7               |
| C10                         |                                         | P63      | CS3#/CAS#               |                                             |                                                                                  |           |                   |
| C11                         |                                         | PE0      | D8[A8/D8]               | TIOCC9                                      | SCK12/SSLB1                                                                      |           | ANEX0             |
| C12                         | SDCLK                                   | P70      |                         |                                             |                                                                                  |           |                   |
| C13                         | VSS                                     |          |                         |                                             |                                                                                  |           |                   |
| D1                          |                                         | P00      |                         | TMRI0                                       | TXD6/SMOSI6/SSDA6                                                                | IRQ8      | AN018             |
| D2                          |                                         | PF5      |                         |                                             |                                                                                  | IRQ4      |                   |
| D3                          |                                         | P03      |                         |                                             |                                                                                  | IRQ11     | DA0               |
| D4                          |                                         | P01      |                         | TMC10                                       | RXD6/SMISO6/SSCL6                                                                | IRQ9      | AN019             |

**Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA) (2/5)**

| Pin No.<br>145-pin<br>TFLGA | Power Supply<br>Clock<br>System Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timers<br>(MTU, TPU, TMR, PPG,<br>RTC, POE)   | Communications<br>(ETHERC, SC1c, SC1d,<br>RSPI, RIIC, CAN, IEB,<br>USB, and PDC) | Interrupt | S12AD<br>AD<br>DA |
|-----------------------------|-----------------------------------------|----------|-------------------------|-----------------------------------------------|----------------------------------------------------------------------------------|-----------|-------------------|
| D5                          | VCC                                     |          |                         |                                               |                                                                                  |           |                   |
| D6                          |                                         | P93      | A19                     |                                               | CTS7#/RTS7#/SS7#                                                                 |           | AN017             |
| D7                          |                                         | PD5      | D5[A5/D5]               | MTIC5W/POE2#                                  | SSLC1                                                                            | IRQ5      | AN013             |
| D8                          |                                         | P60      | CS0#                    |                                               |                                                                                  |           |                   |
| D9                          |                                         | P64      | CS4#/WE#                |                                               |                                                                                  |           |                   |
| D10                         |                                         | PE7      | D15[A15/D15]            | TIOCB11                                       | MISOB                                                                            | IRQ7      | AN5               |
| D11                         | VCC                                     |          |                         |                                               |                                                                                  |           |                   |
| D12                         |                                         | PE5      | D13[A13/D13]            | MTIOC4C/MTIOC2B/<br>TIOCB10                   | RSPCKB/ET_RX_CLK/<br>REF50CK                                                     | IRQ5      | AN3               |
| D13                         |                                         | PE6      | D14[A14/D14]            | TIOCA11                                       | MOSIB                                                                            | IRQ6      | AN4               |
| E1                          | VSS                                     |          |                         |                                               |                                                                                  |           |                   |
| E2                          | VCL                                     |          |                         |                                               |                                                                                  |           |                   |
| E3                          |                                         | PJ5      |                         |                                               |                                                                                  |           |                   |
| E4                          | EMLE                                    |          |                         |                                               |                                                                                  |           |                   |
| E5                          |                                         | P44      |                         |                                               |                                                                                  | IRQ12-DS  | AN004             |
| E10                         |                                         | PA0      | A0/BC0#                 | MTIOC4A/TIOCA0/<br>PO16                       | SSLA1/ET_TX_EN/<br>RMII_TXD_EN                                                   |           |                   |
| E11                         |                                         | P66      | CS6#/DQM0               |                                               | CTX2*2                                                                           |           |                   |
| E12                         |                                         | P65      | CS5#/CKE                |                                               |                                                                                  |           |                   |
| E13                         |                                         | P67      | CS7#/DQM1               |                                               | CRX2*2                                                                           | IRQ15     |                   |
| F1                          | XCIN                                    |          |                         |                                               |                                                                                  |           |                   |
| F2                          | XCOUT                                   |          |                         |                                               |                                                                                  |           |                   |
| F3                          |                                         | PJ3      |                         | MTIOC3C                                       | CTS6#/RTS6#/CTS0#/<br>RTS0#/SS6#/SS0#                                            |           |                   |
| F4                          | VBATT                                   |          |                         |                                               |                                                                                  |           |                   |
| F10                         |                                         | PA3      | A3                      | MTIOC0D/MTCLKD/<br>TIOC0D/TCLKB/PO19          | RXD5/SMISO5/SSCL5/<br>ET_MDIO                                                    | IRQ6-DS   |                   |
| F11                         | VSS                                     |          |                         |                                               |                                                                                  |           |                   |
| F12                         |                                         | PA1      | A1                      | MTIOC0B/MTCLKC/<br>TIOCB0/PO17                | SCK5/SSLA2/ET_WOL                                                                | IRQ11     |                   |
| F13                         |                                         | PA2      | A2                      | PO18                                          | RXD5/SMISO5/SSCL5/<br>SSLA3                                                      |           |                   |
| G1                          | XTAL                                    | P37      |                         |                                               |                                                                                  |           |                   |
| G2                          | RES#                                    |          |                         |                                               |                                                                                  |           |                   |
| G3                          | MD/FINED                                |          |                         |                                               |                                                                                  |           |                   |
| G4                          | BSCANP                                  |          |                         |                                               |                                                                                  |           |                   |
| G10                         |                                         | PA5      | A5                      | TIOCB1/PO21                                   | RSPCKA/ET_LINKSTA                                                                |           |                   |
| G11                         |                                         | PA6      | A6                      | MTIC5V/MTCLKB/<br>TIOCA2/TMCI3/PO22/<br>POE2# | CTS5#/RTS5#/SS5#<br>MOSIA/ET_EXOUT                                               |           |                   |
| G12                         | VCC                                     |          |                         |                                               |                                                                                  |           |                   |
| G13                         |                                         | PA4      | A4                      | MTIC5U/MTCLKA/<br>TIOCA1/TMRI0/PO20           | TXD5/SMOSI5/SSDA5/<br>SSLA0/ET_MDC                                               | IRQ5-DS   |                   |
| H1                          | EXTAL                                   | P36      |                         |                                               |                                                                                  |           |                   |
| H2                          | VCC                                     |          |                         |                                               |                                                                                  |           |                   |
| H3                          | VSS                                     |          |                         |                                               |                                                                                  |           |                   |
| H4                          |                                         | P35      |                         |                                               |                                                                                  | NMI       |                   |
| H10                         |                                         | P72      | CS2#                    |                                               | ET_MDC                                                                           |           |                   |
| H11                         |                                         | P71      | CS1#                    |                                               | ET_MDIO                                                                          |           |                   |

**Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA) (5/5)**

| Pin No.<br>145-pin<br>TFLGA | Power Supply<br>Clock<br>System Control | I/O Port | Bus<br>EXDMAC<br>SDRAMC | Timers<br>(MTU, TPU, TMR, PPG,<br>RTC, POE) | Communications<br>(ETHERC, SC1c, SC1d,<br>RSPI, RIIC, CAN, IEB,<br>USB, and PDC) | Interrupt | S12AD<br>AD<br>DA |
|-----------------------------|-----------------------------------------|----------|-------------------------|---------------------------------------------|----------------------------------------------------------------------------------|-----------|-------------------|
| N7                          | TRDATA3                                 | P55      | WAIT#/<br>EDREQ0        | MTIOC4D/TMO3                                | CRX1/ET_EXOUT                                                                    | IRQ10     |                   |
| N8                          | VSS                                     |          |                         |                                             |                                                                                  |           |                   |
| N9                          |                                         | PC7      | A23/CS0#                | MTIOC3A/MTCLKB/<br>TIOCB6/TMO2/PO31         | TXD8/SMOSI8/SSDA8/<br>MISOA/ET_COL                                               | IRQ14     |                   |
| N10                         | TRSYNC                                  | P82      | EDREQ1                  | MTIOC4A/PO28                                | TXD10/SMOSI10/SSDA10/<br>ET_ETXD1/RMII_TXD1                                      |           |                   |
| N11                         |                                         | PC3      | A19                     | MTIOC4D/TCLKB/PO24                          | TXD5/SMOSI5/SSDA5/<br>IETXD/ET_TX_ER                                             |           |                   |
| N12                         |                                         | P75      | CS5#                    | PO20                                        | SCK11/ET_ERXD0/<br>RMII_RXD0                                                     |           |                   |
| N13                         |                                         | P74      | CS4#                    | PO19                                        | CTS11#/RTS11#/SS11#/<br>ET_ERXD1/RMII_RXD1                                       |           |                   |

Note 1. The BCLK function is multiplexed with the I/O port function for pin P53, so the port function is not available if the external bus is enabled.

Note 2. Enabled only for the ROM capacity: 2 Mbytes/1.5 Mbytes





Figure 3.1 Memory Map in Each Operating Mode

## 3.2 External Address Space

The external address space is classified into CS areas (CS0 to CS7) and SDRAM area (SDCS). CS areas can be divided into up to eight areas (CS0 to CS7) corresponding to the CSn# signal to be output from the CSn# pin.

Figure 3.2 shows the address ranges corresponding to the individual CS areas (CS0 to CS7) and SDRAM area (SDCS) in on-chip ROM disabled extended mode.



**Figure 3.2 Correspondence between External Address Spaces and CS Areas  
(In On-Chip ROM Disabled Extended Mode)**

**Table 4.1 List of I/O Registers (Address Order) (2/50)**

| Address    | Module Symbol | Register Name                               | Register Symbol | Number of Bits | Access Size | Number of Access States |           | Related Function |
|------------|---------------|---------------------------------------------|-----------------|----------------|-------------|-------------------------|-----------|------------------|
|            |               |                                             |                 |                |             | ICLK≥PCLK               | ICLK<PCLK |                  |
| 0008 201Ch | DMAC0         | DMA transfer enable register                | DMCNT           | 8              | 8           | 2                       | ICLK      | DMACA            |
| 0008 201Dh | DMAC0         | DMA software start register                 | DMREQ           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 201Eh | DMAC0         | DMA status register                         | DMSTS           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 201Fh | DMAC0         | DMA activation source flag control register | DMCSL           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 2040h | DMAC1         | DMA source address register                 | DMSAR           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 2044h | DMAC1         | DMA destination address register            | DMDAR           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 2048h | DMAC1         | DMA transfer count register                 | DMCRA           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 204Ch | DMAC1         | DMA block transfer count register           | DMCRB           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 2050h | DMAC1         | DMA transfer mode register                  | DMTMD           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 2053h | DMAC1         | DMA interrupt setting register              | DMINT           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 2054h | DMAC1         | DMA address mode register                   | DMAMD           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 205Ch | DMAC1         | DMA transfer enable register                | DMCNT           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 205Dh | DMAC1         | DMA software start register                 | DMREQ           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 205Eh | DMAC1         | DMA status register                         | DMSTS           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 205Fh | DMAC1         | DMA activation source flag control register | DMCSL           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 2080h | DMAC2         | DMA source address register                 | DMSAR           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 2084h | DMAC2         | DMA destination address register            | DMDAR           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 2088h | DMAC2         | DMA transfer count register                 | DMCRA           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 208Ch | DMAC2         | DMA block transfer count register           | DMCRB           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 2090h | DMAC2         | DMA transfer mode register                  | DMTMD           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 2093h | DMAC2         | DMA interrupt setting register              | DMINT           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 2094h | DMAC2         | DMA address mode register                   | DMAMD           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 209Ch | DMAC2         | DMA transfer enable register                | DMCNT           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 209Dh | DMAC2         | DMA software start register                 | DMREQ           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 209Eh | DMAC2         | DMA status register                         | DMSTS           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 209Fh | DMAC2         | DMA activation source flag control register | DMCSL           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 20C0h | DMAC3         | DMA source address register                 | DMSAR           | 32             | 32          | 2                       | ICLK      | EXDMACa          |
| 0008 20C4h | DMAC3         | DMA destination address register            | DMDAR           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 20C8h | DMAC3         | DMA transfer count register                 | DMCRA           | 32             | 32          | 2                       | ICLK      |                  |
| 0008 20CCh | DMAC3         | DMA block transfer count register           | DMCRB           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 20D0h | DMAC3         | DMA transfer mode register                  | DMTMD           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 20D3h | DMAC3         | DMA interrupt setting register              | DMINT           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 20D4h | DMAC3         | DMA address mode register                   | DMAMD           | 16             | 16          | 2                       | ICLK      |                  |
| 0008 20DCh | DMAC3         | DMA transfer enable register                | DMCNT           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 20DDh | DMAC3         | DMA software start register                 | DMREQ           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 20DEh | DMAC3         | DMA status register                         | DMSTS           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 20DFh | DMAC3         | DMA activation source flag control register | DMCSL           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 2200h | DMAC          | DMACA module activation register            | DMAST           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 2400h | DTC           | DTC control register                        | DTCCR           | 8              | 8           | 2                       | ICLK      | DTCa             |
| 0008 2404h | DTC           | DTC vector base register                    | DTCVBR          | 32             | 32          | 2                       | ICLK      |                  |
| 0008 2408h | DTC           | DTC address mode register                   | DTCADMOD        | 8              | 8           | 2                       | ICLK      |                  |
| 0008 240Ch | DTC           | DTC module start register                   | DTCST           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 240Eh | DTC           | DTC status register                         | DTCSTS          | 16             | 16          | 2                       | ICLK      |                  |
| 0008 2800h | EXDMAC0       | EXDMA source address register               | EDMSAR          | 32             | 32          | 1, 2                    | BCLK      | EXDMACa          |
| 0008 2804h | EXDMAC0       | EXDMA destination address register          | EDMDAR          | 32             | 32          | 1, 2                    | BCLK      |                  |
| 0008 2808h | EXDMAC0       | EXDMA transfer count register               | EDMCRA          | 32             | 32          | 1, 2                    | BCLK      |                  |
| 0008 280Ch | EXDMAC0       | EXDMA block transfer count register         | EDMCRB          | 16             | 16          | 1, 2                    | BCLK      |                  |
| 0008 2810h | EXDMAC0       | EXDMA transfer mode register                | EDMTMD          | 16             | 16          | 1, 2                    | BCLK      |                  |
| 0008 2812h | EXDMAC0       | EXDMA output setting register               | EDMOMD          | 8              | 8           | 1, 2                    | BCLK      |                  |
| 0008 2813h | EXDMAC0       | EXDMA interrupt setting register            | EDMINT          | 8              | 8           | 1, 2                    | BCLK      |                  |
| 0008 2814h | EXDMAC0       | EXDMA address mode register                 | EDMAMD          | 32             | 32          | 1, 2                    | BCLK      |                  |

**Table 4.1 List of I/O Registers (Address Order) (18/50)**

| Address    | Module Symbol | Register Name                                     | Register Symbol | Number of Bits | Access Size    | Number of Access States |           | Related Function |
|------------|---------------|---------------------------------------------------|-----------------|----------------|----------------|-------------------------|-----------|------------------|
|            |               |                                                   |                 |                |                | ICLK≥PCLK               | ICLK<PCLK |                  |
| 0008 8200h | TMR0          | Timer control register                            | TCR             | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    | TMR              |
| 0008 8201h | TMR1          | Timer control register                            | TCR             | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8202h | TMR0          | Timer control/status register                     | TCSR            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8203h | TMR1          | Timer control/status register                     | TCSR            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8204h | TMR0          | Time constant register A                          | TCORA           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8205h | TMR1          | Time constant register A                          | TCORA           | 8              | 8 <sup>5</sup> | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8206h | TMR0          | Time constant register B                          | TCORB           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8207h | TMR1          | Time constant register B                          | TCORB           | 8              | 8 <sup>5</sup> | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8208h | TMR0          | Timer counter                                     | TCNT            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8209h | TMR1          | Timer counter                                     | TCNT            | 8              | 8 <sup>5</sup> | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 820Ah | TMR0          | Timer counter control register                    | TCCR            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 820Bh | TMR1          | Timer counter control register                    | TCCR            | 8              | 8 <sup>5</sup> | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8210h | TMR2          | Timer control register                            | TCR             | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8211h | TMR3          | Timer control register                            | TCR             | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8212h | TMR2          | Timer control/status register                     | TCSR            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8213h | TMR3          | Timer control/status register                     | TCSR            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8214h | TMR2          | Time constant register A                          | TCORA           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8215h | TMR3          | Time constant register A                          | TCORA           | 8              | 8 <sup>5</sup> | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8216h | TMR2          | Time constant register B                          | TCORB           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8217h | TMR3          | Time constant register B                          | TCORB           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8218h | TMR2          | Timer counter                                     | TCNT            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8219h | TMR3          | Timer counter                                     | TCNT            | 8              | 8 <sup>5</sup> | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 821Ah | TMR2          | Timer counter control register                    | TCCR            | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 821Bh | TMR3          | Timer counter control register                    | TCCR            | 8              | 8 <sup>5</sup> | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8280h | CRC           | CRC control register                              | CRCCR           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    | CRC              |
| 0008 8281h | CRC           | CRC data input register                           | CRCDIR          | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8282h | CRC           | CRC data output register                          | CRCDOR          | 16             | 16             | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8300h | RIIC0         | I <sup>2</sup> C bus control register 1           | ICCR1           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    | RIIC             |
| 0008 8301h | RIIC0         | I <sup>2</sup> C bus control register 2           | ICCR2           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8302h | RIIC0         | I <sup>2</sup> C bus mode register 1              | ICMR1           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8303h | RIIC0         | I <sup>2</sup> C bus mode register 2              | ICMR2           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8304h | RIIC0         | I <sup>2</sup> C bus mode register 3              | ICMR3           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8305h | RIIC0         | I <sup>2</sup> C bus function enable register     | ICFER           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8306h | RIIC0         | I <sup>2</sup> C bus status enable register       | ICSER           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8307h | RIIC0         | I <sup>2</sup> C bus interrupt enable register    | ICIER           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8308h | RIIC0         | I <sup>2</sup> C bus status register 1            | ICSR1           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8309h | RIIC0         | I <sup>2</sup> C bus status register 2            | ICSR2           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Ah | RIIC0         | Slave address register L0                         | SARL0           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Ah | RIIC0         | Timeout Internal Counter L                        | TMOCNTL         | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Bh | RIIC0         | Slave address register U0                         | SARU0           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Bh | RIIC0         | Timeout Internal Counter U                        | TMOCNTU         | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Ch | RIIC0         | Slave address register L1                         | SARL1           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Dh | RIIC0         | Slave address register U1                         | SARU1           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Eh | RIIC0         | Slave address register L2                         | SARL2           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 830Fh | RIIC0         | Slave address register U2                         | SARU2           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8310h | RIIC0         | I <sup>2</sup> C bus bit rate low-level register  | ICBRL           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8311h | RIIC0         | I <sup>2</sup> C bus bit rate high-level register | ICBRH           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |
| 0008 8312h | RIIC0         | I <sup>2</sup> C bus transmit data register       | ICDRT           | 8              | 8              | 2, 3 PCLKB              | 2 ICLK    |                  |

**Table 5.4 DC Characteristics (3) (for D and G Versions (-40 ≤ Ta ≤ +85°C))**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = V<sub>BATT</sub> = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,  
VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V, T<sub>a</sub> = T<sub>opr</sub>

| Item                   | Symbol           | Min. | Typ. | Max.  | Unit | Test Conditions |
|------------------------|------------------|------|------|-------|------|-----------------|
| RAM standby voltage    | V <sub>RAM</sub> | 2.7  | —    | —     | V    |                 |
| VCC rising gradient    | SrVCC            | 8.4  | —    | 20000 | μs/V |                 |
| VCC falling gradient*8 | SfVCC            | 8.4  | —    | —     | μs/V |                 |

Note 1. Supply current values are with all output pins unloaded and all input pull-up MOSs in the off state.

Note 2. Measured with clocks supplied to the peripheral functions. This does not include the BGO operation.

Note 3. I<sub>CC</sub> depends on f (ICLK) as follows. (ICLK:PCLK:BCLK:BCLK pin = 8:4:4:2)

I<sub>CC</sub> Max. = 0.87 × f + 13 (max. operation in high-speed operating mode)

I<sub>CC</sub> Typ. = 0.35 × f + 5 (normal operation in high-speed operating mode)

I<sub>CC</sub> Typ. = 1.0 × f + 3 (low-speed operating mode 1)

I<sub>CC</sub> Max. = 0.53 × f + 12 (sleep mode)

Note 4. This does not include the BGO operation.

Note 5. This is the increase for programming or erasure of the ROM or flash memory for data storage during program execution.

Note 6. Supply of the clock signal to peripherals is stopped in this state. This does not include the BGO operation.

Note 7. The reference power supply current is included in the power supply current value for 10-bit A/D conversion and D/A conversion.

Note 8. When V<sub>BATT</sub> is used

Note 9. The current values for 10-bit A/D converter and 10-bit D/A converter are included in the current from the VREFH pin.

Note 10. The values are the sum of I<sub>AVCC0</sub> and I<sub>VREFH</sub>.




Figure 5.13 Software Standby Mode Cancellation Timing





Figure 5.14 Deep Software Standby Mode Cancellation Timing

### 5.3.4 Control Signal Timing

Table 5.15 Control Signal Timing

Conditions:  $V_{CC} = AVCC0 = VREFH = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$ ,  
 $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V,  $T_a = T_{opr}$

| Item            | Symbol     | Min.                  | Typ. | Max. | Unit | Test Conditions                               |
|-----------------|------------|-----------------------|------|------|------|-----------------------------------------------|
| NMI pulse width | $t_{NMIW}$ | 200                   | —    | —    | ns   | $t_c (PCLK) \times 2 \leq 200$ ns Figure 5.15 |
|                 |            | $t_c (PCLK) \times 2$ |      |      |      | $t_c (PCLK) \times 2 > 200$ ns Figure 5.15    |
| IRQ pulse width | $t_{IRQW}$ | 200                   | —    | —    | ns   | $t_c (PCLK) \times 2 \leq 200$ ns Figure 5.16 |
|                 |            | $t_c (PCLK) \times 2$ |      |      |      | $t_c (PCLK) \times 2 > 200$ ns Figure 5.16    |



**Figure 5.23 External Bus Timing/External Wait Control**






Figure 5.24 SDRAM Space Single Read Bus Timing



**Figure 5.43 RSPI Timing (Master, CPHA = 0) and Simple SPI Timing (Master, CKPH = 1)**



**Figure 5.44 RSPI Timing (Master, CPHA = 1) and Simple SPI Timing (Master, CKPH = 0)**




Figure 5.50 RMII Reception Timing (Normal Operation)




Figure 5.51 RMII Reception Timing (Error Occurrence)






Figure 5.52 WOL Output Timing (RMII)



## 5.4 USB Characteristics

**Table 5.27 On-Chip USB Full-Speed Characteristics (DP and DM Pin Characteristics)**Conditions:  $V_{CC} = AV_{CC0} = V_{REFH} = V_{CC\_USB} = 3.0$  to  $3.6$  V,  $V_{REFH0} = 3.0$  V to  $AV_{CC0}$  $V_{SS} = AV_{SS0} = V_{REFL}/V_{REFL0} = V_{SS\_USB} = 0$  V $PCLK = 24$  to  $50$  MHz $T_a = T_{opr}$ 

High drive output is selected by the drive capacity control register.

| Item                   |                                | Symbol            | Min. | Max.   | Unit     | Test Conditions            |             |
|------------------------|--------------------------------|-------------------|------|--------|----------|----------------------------|-------------|
| Input characteristics  | Input high level voltage       | $V_{IH}$          | 2.0  | —      | V        |                            |             |
|                        | Input low level voltage        | $V_{IL}$          | —    | 0.8    | V        |                            |             |
|                        | Differential input sensitivity | $V_{DI}$          | 0.2  | —      | V        | DP – DM                    |             |
|                        | Differential common mode range | $V_{CM}$          | 0.8  | 2.5    | V        |                            |             |
| Output characteristics | Output high level voltage      | $V_{OH}$          | 2.8  | 3.6    | V        | $I_{OH} = -200 \mu A$      |             |
|                        | Output low level voltage       | $V_{OL}$          | 0.0  | 0.3    | V        | $I_{OL} = 2$ mA            |             |
|                        | Cross-over voltage             | $V_{CRS}$         | 1.3  | 2.0    | V        |                            | Figure 5.61 |
|                        | Rise time                      | $t_{Lr}$          | 4    | 20     | ns       |                            |             |
|                        | Fall time                      | $t_{Lf}$          | 4    | 20     | ns       |                            |             |
|                        | Rise/fall time ratio           | $t_{Lr} / t_{Lf}$ | 90   | 111.11 | %        | $t_{Lr} / t_{Lf}$          |             |
|                        | Output resistance              | $Z_{DRV}$         | 28   | 44     | $\Omega$ | $R_s = 22 \Omega$ included |             |

**Figure 5.61 DP and DM Output Timing (Full-Speed)****Figure 5.62 Test Circuit (Full-Speed)**

Figure 5.64 Voltage Detection Circuit Timing ( $V_{det0}$ )Figure 5.65 Voltage Detection Circuit Timing ( $V_{det1}$ )




Figure 5.66 Voltage Detection Circuit Timing ( $V_{det2}$ )

## Classifications

- Items with Technical Update document number: Changes according to the corresponding issued Technical Update
- Items without Technical Update document number: Minor changes that do not require Technical Update to be issued

| Rev. | Date         | Description                   |                                                                                                                         | Classification |
|------|--------------|-------------------------------|-------------------------------------------------------------------------------------------------------------------------|----------------|
|      |              | Page                          | Summary                                                                                                                 |                |
| 1.80 | May 13. 2014 | Features                      |                                                                                                                         | TN-RX*-A092A/J |
|      |              | 1                             | Operating temp. range chaged, Unique ID added                                                                           |                |
|      |              | 1. Overview                   |                                                                                                                         |                |
|      |              | 2 to 7                        | Table 1.1 Outline of Specifications: Operating temperature changed, Unique ID and Note 2, added                         |                |
|      |              | 8                             | Table 1.2 Comparison of Functions for Different Packages: Unique ID, added                                              |                |
|      |              | 9 to 16                       | Table 1.3 List of Products, changed and Note 2, added                                                                   |                |
|      |              | 17                            | Figure 1.1 How to Read the Product Part Number: Operating temperature range, changed                                    |                |
|      |              | 19, 23                        | Table 1.4 Pin Functions: VBATT and USB power pins, changed                                                              |                |
|      |              | 3. Address Space              |                                                                                                                         |                |
|      |              | 76                            | Figure 3.1 Memory Map in Each Operating Mode, changed                                                                   |                |
|      |              | 77                            | Figure 3.2 Correspondence between External Address Spaces and CS Areas (In On-Chip ROM Disabled Extended Mode), changed |                |
|      |              | 5. Electrical Characteristics |                                                                                                                         |                |
|      |              | 130                           | Table 5.1 Absolute Maximum Ratings: Operating temperature, changed                                                      |                |
|      |              | 131                           | Table 5.2 DC Characteristics (1): Note 1, chaged                                                                        |                |
|      |              | 133 to 134                    | Table 5.4 DC Characteristics (3) (for D and G Versions (-40 ≤ Ta ≤ +85°C)): Title                                       |                |
|      |              | 135 to 136                    | Table 5.5 DC Characteristics (4) (for G Version (-85 < Ta ≤ +105°C)), added                                             |                |
|      |              | 1921                          | Table 5.12 Clock Timing (Except for Sub-Clock Related): LOCO changed to LOCO and IWDTCCLKB                              |                |
|      |              | 144                           | Figure 5.6 LOCO, IWDTCCLK Clock Oscillation Start Timing, added                                                         |                |
|      |              | 189                           | Figure 5.68 Battery Backup Function Characteristics changed                                                             |                |

All trademarks and registered trademarks are the property of their respective owners.