



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
	-
Core Processor	RX
Core Size	32-Bit Single-Core
Speed	100MHz
Connectivity	CANbus, I <sup>2</sup> C, LINbus, SCI, SPI, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	30
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	32K x 8
RAM Size	64K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 8x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f5631mcdfl-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




Figure 1.11 Pin Assignment (64-Pin LQFP)

Table 1.6 List of Pin and Pin Functions (176-Pin LQFP) (2/5)

Pin Number				Timer	Communications		
176-Pin LQFP	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	(MTU, TPU, TMR, PPG, RTC, POE)	(ETHERC, SCIc, SCId, RSPI, RIIC, CAN, IEB, USB, and PDC)	Interrupt	S12AD, AD, DA
41	VSS						
42		P23	EDACK0	MTIOC3D/MTCLKD/ TIOCD3/PO3	TXD3/CTS0#/RTS0#/ SMOSI3/SS0#/SSDA3/ USB0_DPUPE/PIXD7		
43		P22	EDREQ0	MTIOC3B/MTCLKC/ TIOCC3/TMO0/PO2	SCK0/USB0_DRPD/ PIXD6		
44		P21		MTIOC1B/TIOCA3/ TMCI0/PO1	RXD0/SMISO0/SSCL0/ SCL1/USB0_EXICEN/ PIXD5	IRQ9	
45		P20		MTIOC1A/TIOCB3/ TMRI0/PO0	TXD0/SMOSI0/SSDA0/ SDA1/USB0_ID/PIXD4	IRQ8	
46		P17		MTIOC3A/MTIOC3B/ TIOCB0/TCLKD/TMO1/ PO15/POE8#	SCK1/TXD3/SMOSI3/ SSDA3/MISOA/SDA2-DS/ IETXD/USB1_VBUS/ PIXD3	IRQ7	ADTRG#
47		P87		TIOCA2	PIXD2		
48		P16		MTIOC3C/MTIOC3D/ TIOCB1/TCLKC/TMO2/ PO14/RTCOUT	TXD1/RXD3/SMOSI1/ SMISO3/SSDA1/SSCL3/ MOSIA/SCL2-DS/IERXD/ USB0_VBUS/ USB0_VBUSEN/ USB0_OVRCURB	IRQ6	ADTRG0#
49		P86		TIOCA0	PIXD1		
50		P15		MTIOC0B/MTCLKB/ TIOCB2/TCLKB/TMCI2/ PO13	RXD1/SCK3/SMISO1/ SSCL1/CRX1-DS/ USB1_DPUPE/PIXD0	IRQ5	
51		P14		MTIOC3A/MTCLKA/ TIOCB5/TCLKA/TMRI2/ PO15	CTS1#/RTS1#/SS1#/ CTX1/USB0_DPUPE/ USB0_OVRCURA	IRQ4	
52		P85					
53		P13		MTIOC0B/TIOCA5/TMO3/ PO13	TXD2/SMOSI2/SSDA2/ SDA0[FM+]	IRQ3	ADTRG#
54		P12		MTIC5U/TMCI1	RXD2/SMISO2/SSCL2/ SCL0[FM+]	IRQ2	
55		P11		MTIC5V/TMCI3	SCK2	IRQ1	
56		P10		MTIC5W/TMRI3		IRQ0	
57	VCC_USB						
58					USB0_DM		
59					USB0_DP		
60	VSS_USB						
61		P57	WAIT#/WR3#/ BC3#/EDREQ1				
62		P56	WR2#/BC2#/ EDACK1	MTIOC3C/TIOCA1			
63					USB1_DM		
64					USB1_DP		
65	VCC_USB						
66		P55	WAIT#/ EDREQ0	MTIOC4D/TMO3	ET_EXOUT/CRX1	IRQ10	
67		P54	ALE/EDACK0	MTIOC4B/TMCI1	ET_LINKSTA/CTS2#/ RTS2#/SS2#/CTX1		
68		P53*1	BCLK				
69		P84					
70		P52	RD#		RXD2/SMISO2/SSCL2/ SSLB3		
71		P51	WR1#/BC1#/ WAIT#		SCK2/SSLB2		

Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA) (2/5)

Pin No.				Timers	Communications		1
145-pin TFLGA	Power Supply Clock System Control	I/O Port	Bus EXDMAC SDRAMC	(MTU, TPU, TMR, PPG, RTC, POE)	(ETHERC, SCIc, SCId, RSPI, RIIC, CAN, IEB, USB, and PDC)	Interrupt	S12AD AD DA
D5	VCC						
D6		P93	A19		CTS7#/RTS7#/SS7#		AN017
D7		PD5	D5[A5/D5]	MTIC5W/POE2#	SSLC1	IRQ5	AN013
D8		P60	CS0#				
D9		P64	CS4#/WE#				
D10		PE7	D15[A15/D15]	TIOCB11	MISOB	IRQ7	AN5
D11	VCC						
D12		PE5	D13[A13/D13]	MTIOC4C/MTIOC2B/ TIOCB10	RSPCKB/ET_RX_CLK/ REF50CK	IRQ5	AN3
D13		PE6	D14[A14/D14]	TIOCA11	MOSIB	IRQ6	AN4
E1	VSS						
E2	VCL						
E3		PJ5					
E4	EMLE						
E5		P44				IRQ12-DS	AN004
E10		PA0	A0/BC0#	MTIOC4A/TIOCA0/ PO16	SSLA1/ET_TX_EN/ RMII_TXD_EN		
E11		P66	CS6#/DQM0		CTX2*2		
E12		P65	CS5#/CKE				
E13		P67	CS7#/DQM1		CRX2*2	IRQ15	
F1	XCIN						
F2	XCOUT						
F3		PJ3		MTIOC3C	CTS6#/RTS6#/CTS0#/ RTS0#/SS6#/SS0#		
F4	VBATT						
F10		PA3	A3	MTIOC0D/MTCLKD/ TIOCD0/TCLKB/PO19	RXD5/SMISO5/SSCL5/ ET_MDIO	IRQ6-DS	
F11	VSS						
F12		PA1	A1	MTIOC0B/MTCLKC/ TIOCB0/PO17	SCK5/SSLA2/ET_WOL	IRQ11	
F13		PA2	A2	PO18	RXD5/SMISO5/SSCL5/ SSLA3		
G1	XTAL	P37					
G2	RES#						
G3	MD/FINED						
G4	BSCANP						
G10		PA5	A5	TIOCB1/PO21	RSPCKA/ET_LINKSTA		
G11		PA6	A6	MTIC5V/MTCLKB/ TIOCA2/TMCI3/PO22/ POE2#	CTS5#/RTS5#/SS5# MOSIA/ET_EXOUT		
G12	VCC						
G13		PA4	A4	MTIC5U/MTCLKA/ TIOCA1/TMRI0/PO20	TXD5/SMOSI5/SSDA5/ SSLA0/ET_MDC	IRQ5-DS	
H1	EXTAL	P36					
H2	VCC						
H3	VSS						
H4		P35				NMI	
H10		P72	CS2#		ET_MDC	***	
H11		P71	CS1#		ET_MDIO		+

# 2.3 Register Associated with DSP Instructions

#### (1) Accumulator (ACC)

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, FMUL, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively. Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.

# 4. I/O Registers

This section gives information on the on-chip I/O register addresses. The information is given as shown below. Notes on writing to registers are also given at the end.

# (1) I/O register addresses (address order)

- Registers are listed from the lower allocation addresses.
- Registers are classified according to module symbols.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- Among the internal I/O register area, addresses not listed in the list of registers are reserved. Reserved addresses
  must not be accessed. Do not access these addresses; otherwise, the operation when accessing these bits and
  subsequent operations cannot be guaranteed.

# (2) Notes on writing to I/O registers

When writing to an I/O register, the CPU starts executing the subsequent instruction before completing I/O register write. This may cause the subsequent instruction to be executed before the post-update I/O register value is reflected on the operation.

As described in the following examples, special care is required for the cases in which the subsequent instruction must be executed after the post-update I/O register value is actually reflected.

## [Examples of cases requiring special care]

- The subsequent instruction must be executed while an interrupt request is disabled with the IENj bit in IERn of the ICU (interrupt request enable bit) cleared to 0.
- A WAIT instruction is executed immediately after the preprocessing for causing a transition to the low power consumption state.

In the above cases, after writing to an I/O register, wait until the write operation is completed using the following procedure and then execute the subsequent instruction.

- (a) Write to an I/O register.
- (b) Read the value from the I/O register to a general register.
- (c) Execute the operation using the value read.
- (d) Execute the subsequent instruction.

#### [Instruction examples]

• Byte-size I/O registers

MOV.L #SFR\_ADDR, R1 MOV.B #SFR\_DATA, [R1] CMP [R1].UB, R1 ;; Next process

Word-size I/O registers

MOV.L #SFR\_ADDR, R1 MOV.W #SFR\_DATA, [R1] CMP [R1].W, R1 ;; Next process

Table 4.1 List of I/O Registers (Address Order) (40/50)

	Module		Register	Number	Access	Number of Ac		Related
Address	Symbol	Register Name	Symbol	of Bits	Size	ICLK≥PCLK	ICLK <pclk< th=""><th>Function</th></pclk<>	Function
000A 0054h	USB0	USB request type register	USBREQ	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0056h	USB0	USB request value register	USBVAL	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0058h	USB0	USB request index register	USBINDX	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 005Ah	USB0	USB request length register	USBLENG	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 005Ch	USB0	DCP configuration register	DCPCFG	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 005Eh	USB0	DCP maximum packet size register	DCPMAXP	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0060h	USB0	DCP control register	DCPCTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0064h	USB0	Pipe window select register	PIPESEL	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	USBa
000A 0068h	USB0	Pipe configuration register	PIPECFG	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 006Ch	USB0	Pipe maximum packet size register	PIPEMAXP	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	

Table 4.1 List of I/O Registers (Address Order) (45/50)

	Module		Register	Number	Access	Number of Ac	1	Related
Address	Symbol	Register Name	Symbol	of Bits	Size	ICLK≥PCLK	ICLK <pclk< th=""><th>Function</th></pclk<>	Function
000A 024Eh	USB1	Device state changing register	DVCHGR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0250h	USB1	USB address register	USBADDR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0254h	USB1	USB request type register	USBREQ	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0256h	USB1	USB request value register	USBVAL	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0258h	USB1	USB request index register	USBINDX	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 025Ah	USB1	USB request length register	USBLENG	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	USBa
000A 025Ch	USB1	DCP configuration register	DCPCFG	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 025Eh	USB1	DCP maximum packet size register	DCPMAXP	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0260h	USB1	DCP control register	DCPCTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0264h	USB1	Pipe window select register	PIPESEL	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	

Table 4.1 List of I/O Registers (Address Order) (47/50)

	Module		Register	Number	Access	Number of A		Related
Address	Symbol	Register Name	Symbol	of Bits	Size	ICLK≥PCLK	ICLK <pclk< th=""><th>Function</th></pclk<>	Function
000A 027Eh	USB1	Pipe 8 control register	PIPE8CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0280h	USB1	Pipe 9 control register	PIPE9CTR	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	USBa
000A 0290h	USB1	Pipe 1 transaction counter enable register	PIPE1TRE	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0292h	USB1	Pipe 1 transaction counter register	PIPE1TRN	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0294h	USB1	Pipe 2 transaction counter enable register	PIPE2TRE	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0296h	USB1	Pipe 2 transaction counter register	PIPE2TRN	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0298h	USB1	Pipe 3 transaction counter enable register	PIPE3TRE	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 029Ah	USB1	Pipe 3 transaction counter register	PIPE3TRN	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 029Ch	USB1	Pipe 4 transaction counter enable register	PIPE4TRE	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 029Eh	USB1	Pipe 4 transaction counter register	PIPE4TRN	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	USBa

Table 4.1 List of I/O Registers (Address Order) (48/50)

	Module		Register	Number	Access	Number of Ac	cess States	Related
Address	Symbol	Register Name	Symbol	of Bits	Size	ICLK≥PCLK	ICLK <pclk< th=""><th>Function</th></pclk<>	Function
000A 02A0h	USB1	Pipe 5 transaction counter enable register	PIPE5TRE	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 02A2h	USB1	Pipe 5 transaction counter register	PIPE5TRN	16	16	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0400h	USB	Deep standby USB transceiver control/pin monitor register	DPUSROR	32	32	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0404h	USB	Deep standby USB suspend/resume interrupt register	DPUSR1R	32	32	9 PCLKB or more	Rounded up to the nearest integer greater than 1 + 9/ (frequency ratio of ICLK/ PCLKB)*6	
000A 0500h	PDC	PDC Control Register 0	PCCR0	32	32	2, 3PCLKA	2 ICLK	PDC
00A 0504h	PDC	PDC Control Register 1	PCCR1	32	32	2, 3PCLKA	2 ICLK	
000A 0508h	PDC	PDC Status Register	PCSR	32	32	2, 3PCLKA	2 ICLK	
000A 050Ch	PDC	PDC Pin Monitor Register	PCMONR	32	32	2, 3PCLKA	2 ICLK	
000A 0510h	PDC	PDC Receive Data Register	PCDR	32	32	2, 3PCLKA	2 ICLK	
000A 0514h	PDC	Vertical Capture Register	VCR	32	32	2, 3PCLKA	2 ICLK	
000A 0518h	PDC	Horizontal Capture Register	HCR	32	32	2, 3PCLKA	2 ICLK	
000C 0000h	EDMAC	EDMAC mode register	EDMR	32	32	5, 6 PCLKA	_	EDMAC
000C 0008h	EDMAC	EDMAC transmit request register	EDTRR	32	32	5, 6 PCLKA	_	
000C 0010h	EDMAC	EDMAC receive request register	EDRRR	32	32	5, 6 PCLKA	_	
000C 0018h	EDMAC	Transmit descriptor list start address register	TDLAR	32	32	5, 6 PCLKA	_	
000C 0020h	EDMAC	Receive descriptor list start address register	RDLAR	32	32	5, 6 PCLKA	_	
000C 0028h	EDMAC	ETHERC/EDMAC status register	EESR	32	32	5, 6 PCLKA	_	
000C 0030h	EDMAC	ETHERC/EDMAC status interrupt permission register	EESIPR	32	32	5, 6 PCLKA	_	
000C 0038h	EDMAC	Transmit/receive status copy enable register	TRSCER	32	32	5, 6 PCLKA	_	]
000C 0040h	EDMAC	Receive missed-frame counter register	RMFCR	32	32	5, 6 PCLKA	_	
000C 0048h	EDMAC	Transmit FIFO threshold register	TFTR	32	32	5, 6 PCLKA	_	]
000C 0050h	EDMAC	FIFO depth register	FDR	32	32	5, 6 PCLKA	_	]
000C 0058h	EDMAC	Receiving method control register	RMCR	32	32	5, 6 PCLKA		
000C 0064h	EDMAC	Transmit FIFO underrun counter	TFUCR	32	32	5, 6 PCLKA		]
000C 0068h	EDMAC	Receive FIFO overflow counter	RFOCR	32	32	5, 6 PCLKA	_	<u> </u>
000C 006Ch	EDMAC	Independent output signal setting register	IOSR	32	32	5, 6 PCLKA		EDMAC
000C 0070h	EDMAC	Flow control start FIFO threshold setting register	FCFTR	32	32	5, 6 PCLKA	_	]
000C 0078h	EDMAC	Receive data padding insert register	RPADIR	32	32	5, 6 PCLKA	_	]
000C 007Ch	EDMAC	Transmit interrupt setting register	TRIMD	32	32	5, 6 PCLKA	_	
000C 00C8h	EDMAC	Receive buffer write address register	RBWAR	32	32	5, 6 PCLKA	_	
000C 00CCh	EDMAC	Receive descriptor fetch address register	RDFAR	32	32	5, 6 PCLKA	_	
000C 00D4h	EDMAC	Transmit buffer read address register	TBRAR	32	32	5, 6 PCLKA	_	]
000C 00D8h	EDMAC	Transmit descriptor fetch address register	TDFAR	32	32	5, 6 PCLKA	_	1

Table 4.1 List of I/O Registers (Address Order) (49/50)

	Module		Register	Number	Access	Number of Ac	cess States	Related
Address	Symbol	Register Name	Symbol	of Bits	Size	ICLK≥PCLK	ICLK <pclk< th=""><th>Function</th></pclk<>	Function
000C 0100h	ETHERC	ETHERC mode register	ECMR	32	32	5, 6 PCLKA	_	ETHERC
000C 0108h	ETHERC	Receive frame length register	RFLR	32	32	5, 6 PCLKA	_	
000C 0110h	ETHERC	ETHERC status register	ECSR	32	32	5, 6 PCLKA	_	
000C 0118h	ETHERC	ETHERC interrupt permission register	ECSIPR	32	32	5, 6 PCLKA	_	
000C 0120h	ETHERC	PHY interface register	PIR	32	32	5, 6 PCLKA	_	
000C 0128h	ETHERC	PHY status register	PSR	32	32	5, 6 PCLKA	_	
000C 0140h	ETHERC	Random number generation counter upper limit setting register	RDMLR	32	32	5, 6 PCLKA	-	
000C 0150h	ETHERC	IPG register	IPGR	32	32	5, 6 PCLKA	_	
000C 0154h	ETHERC	Automatic PAUSE frame register	APR	32	32	5, 6 PCLKA	_	
000C 0158h	ETHERC	Manual PAUSE frame register	MPR	32	32	5, 6 PCLKA	_	
000C 0160h	ETHERC	PAUSE Frame receive counter register	RFCF	32	32	5, 6 PCLKA	_	
000C 0164h	ETHERC	Automatic PAUSE frame retransmit count register	TPAUSER	32	32	5, 6 PCLKA	_	
000C 0168h	ETHERC	PAUSE frame retransmit counter register	TPAUSECR	32	32	5, 6 PCLKA	_	
000C 016Ch	ETHERC	Broadcast frame receive count setting register	BCFRR	32	32	5, 6 PCLKA	_	
000C 01C0h	ETHERC	MAC address high register	MAHR	32	32	5, 6 PCLKA	_	
000C 01C8h	ETHERC	MAC address low register	MALR	32	32	5, 6 PCLKA	_	
000C 01D0h	ETHERC	Transmit retry over counter register	TROCR	32	32	5, 6 PCLKA	_	
000C 01D4h	ETHERC	Delayed collision detect counter register	CDCR	32	32	5, 6 PCLKA	_	
000C 01D8h	ETHERC	Lost carrier counter register	LCCR	32	32	5, 6 PCLKA	_	
000C 01DCh	ETHERC	Carrier not detect counter register	CNDCR	32	32	5, 6 PCLKA	_	
000C 01E4h	ETHERC	CRC error frame receive counter register	CEFCR	32	32	5, 6 PCLKA	_	
000C 01E8h	ETHERC	Frame receive error counter register	FRECR	32	32	5, 6 PCLKA	_	
000C 01ECh	ETHERC	Too-short frame receive counter register	TSFRCR	32	32	5, 6 PCLKA	_	
000C 01F0h	ETHERC	Too-long frame receive counter register	TLFRCR	32	32	5, 6 PCLKA	_	
000C 01F4h	ETHERC	Residual-bit frame receive counter register	RFCR	32	32	5, 6 PCLKA		
000C 01F8h	ETHERC	Multicast address frame receive counter register	MAFCR	32	32	5, 6 PCLKA	_	

Table 5.5 DC Characteristics (4) (for G Version (+85 < Ta  $\leq$  +105°C))

Conditions: VCC = AVCC0 = VREFH = VCC\_USB =  $V_{BATT}$  = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V,  $T_a = T_{opr}$ 

			Item		Symbol	Min.	Тур.	Max.	Unit	Test Conditions
Supply	upply				I <sub>CC</sub> *3	_	_	115	mA	ICLK = 100 MHz
current*1	High-speed operating mode	Normal *4	Periphera supplied*	al function: clock signal		_	52	_		PCLKA = 100MHz PCLKB = 50 MHz FCLK = 50 MHz
	l operat		Periphera stopped*	al function: clock signal		_	40	_		BCLK = 100MHz
	рөөс	Sleep m	ode			_	25	80		
	y-st	All-modu	ıle-clock-s	top mode (reference value)		_	20	53		
	ij	Increase	ed by BGO	operation*5	1	_	15	_		
	Low-	Low-speed operating mode 1*6				_	4	_		ICLK = 1 MHz
	Low-	speed ope	erating mod	de 2		_	1	_		ICLK = 32.768 kHz
	Softw	are stand	by mode			_	0.2	9		
	Power supplied to detecting unit			RAM and USB resume		_	22	200	μΑ	
	Deep software standby mode	Power n supplied and USE detecting	to RAM 3 resume	Power-on reset circuit and low-power consumption function disabled		_	21	60		
	Deep softw			Power-on reset circuit and low-power consumption function enabled		_	6.2	28		
		Increase when the RTC is operating  When a crystal oscillator for low clock loads is in use			_	1.0	_			
				When a crystal oscillator for standard clock loads is in use		_	3.0	_		
		operating		When a crystal oscillator		_	0.9	_		V <sub>BATT</sub> = 2.0 V, VCC = 0V
	batte	is off (with	function,	for low clock loads is in use		_	1.6	_		V <sub>BATT</sub> = 3.3 V, VCC = 0V
	only the RTC and sub- clock oscillator operate)			When a crystal oscillator for standard clock loads is in use		_	1.7	_		V <sub>BATT</sub> = 2.0 V(for products with 100 pins or more), VBATT = 2.3 V (for the 64-pin product), VCC = 0V
						_	3.3	_		V <sub>BATT</sub> = 3.3 V, VCC = 0V
Analog power	Durin sense	0	/D convers	ion (including temperature	I <sub>AVCC0</sub>	_	2.3	3.2	mA	
supply current* <sup>7</sup>	Durin	ıg 10-bit A	/D convers	sion	I <sub>VREFH</sub> *9		1.0	1.65	mA	
J J. II.	Durin	g D/A con	version (p	er unit)		_	0.7	1.0	mA	
	Waiti	ng for A/D	, D/A conv	ersion (all units)*10	_		25	35	μΑ	
	A/D,	D/A conve	erter in star	ndby mode (all units)*10			0.1	5	μΑ	
Reference	Durin	ıg 12-bit A	/D convers	sion	I <sub>VREFH0</sub>	_	0.6	0.7	mA	
power supply	Waiti	ng for 12-l	oit A/D con	version (per unit)		_	0.5	0.6	mA	
current	12-bi	t A/D conv		_	0.1	2.0	μΑ			
RAM stand	by volt	age			$V_{RAM}$	2.7	_	_	V	
VCC rising	gradie	nt			SrVCC	8.4	_	20000	μs/V	
VCC falling	gradie	nt*8			SfVCC	8.4	_	_	µs/V	




Figure 5.1 Reset Input Timing at Power-On




Figure 5.2 Reset Input Timing

- Note 1. This is the time until the clock is used after setting P36 and P37 as inputs, and then clearing the main clock oscillator stop bit (MOSCCR.MOSTP) to 0 (selecting operation).
- Note 2. This is the time until the frequency of oscillation by the HOCO (fHOCO) reaches the range for guaranteed operation after release from the reset state.
- Note 3. When using a main clock, ask the manufacturer of the oscillator to evaluate its oscillation. Refer to the results of evaluation provided by the manufacturer for the oscillation stabilization time.
- Note 4. The number of cycles n selected by the value of the MOSCWTCR.MSTS[4:0] bits determines the main-clock oscillation stabilization waiting time in accord with the formula below.

$$t_{MAINOSCWT} = t_{MAINOSC} + \frac{n + 16384}{f_{MAIN}}$$

Note 5. The number of cycles n selected by the value of the PLLWTCR.PSTS[4:0] bits determines the PLL-clock oscillation stabilization waiting time in accord with the formula below.

$$\begin{split} t_{PLLWT1} &= t_{PLL1} + \frac{n + 131072}{f_{PLL}} \\ t_{PLLWT2} &= t_{PLL2} + \frac{n + 131072}{f_{PLL}} \\ &= t_{MAINOSC} + t_{PLL1} + \frac{n + 131072}{f_{PLL}} \end{split}$$

# Table 5.17 Bus Timing (packages with 100 pins or less)

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,

 $\label{eq:VSS} VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 \ V, \\ ICLK = 8 \ to \ 100 \ MHz, \ BCLK \ pin = 8 \ to \ 50 \ MHz, \ T_a = T_{opr}$ 

Output load conditions:  $V_{OH}$  = VCC × 0.5,  $V_{OL}$  = VCC × 0.5,  $I_{OH}$  = -1.0 mA,  $I_{OL}$  = 1.0 mA, C = 30 pF

High drive output is selected by the drive capacity control register.

Item	Symbol	Min.	Max.	Unit	Test Conditions
Address delay time	t <sub>AD</sub>	_	20	ns	Figure 5.17 to
Byte control delay time	t <sub>BCD</sub>	_	20	ns	Figure 5.22
CS# delay time	t <sub>CSD</sub>	_	20	ns	
ALE delay time	t <sub>ALED</sub>	_	20	ns	
RD# delay time	t <sub>RSD</sub>	_	20	ns	
Read data setup time	t <sub>RDS</sub>	15	_	ns	
Read data hold time	t <sub>RDH</sub>	0	_	ns	
WR# delay time	t <sub>WRD</sub>	_	20	ns	
Write data delay time	t <sub>WDD</sub>	_	20	ns	
Write data hold time	t <sub>WDH</sub>	0	_	ns	
WAIT# setup time	t <sub>WTS</sub>	15	_	ns	Figure 5.23
WAIT# hold time	t <sub>WTH</sub>	0	_	ns	

# Table 5.23 Timing of On-Chip Peripheral Modules (5)

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0

VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V

PCLK = 8 to 50 MHz

 $T_a = T_{opr}$ 

High drive output is selected by the drive capacity control register.

	Item	Symbol	Min.*1,*2	Max.*	Unit	Test Conditions
RIIC	SCL input cycle time	t <sub>SCL</sub>	6(12) × t <sub>IICcyc</sub> + 1300	_	ns	Figure 5.47
(Standard-mode, SMBus)	SCL input high pulse width	t <sub>SCLH</sub>	3(6) × t <sub>IICcyc</sub> + 300	_	ns	
ICFER.FMPE = 0	SCL input low pulse width	t <sub>SCLL</sub>	$3(6) \times t_{IICcyc} + 300$	_	ns	
	SCL, SDA input rise time	t <sub>Sr</sub>	_	1000	ns	
	SCL, SDA input fall time	t <sub>Sf</sub>	_	300	ns	
	SCL, SDA input spike pulse removal time	t <sub>SP</sub>	0	1(4) × t <sub>IICcyc</sub>	ns	
	SDA input bus free time	t <sub>BUF</sub>	3(6) × t <sub>IICcyc</sub> + 300	_	ns	
	Start condition input hold time	t <sub>STAH</sub>	t <sub>IICcyc</sub> + 300	_	ns	
	Restart condition input setup time	t <sub>STAS</sub>	1000	_	ns	
	Stop condition input setup time	t <sub>STOS</sub>	1000	_	ns	
	Data input setup time	t <sub>SDAS</sub>	t <sub>IICcyc</sub> + 50	_	ns	
	Data input hold time	t <sub>SDAH</sub>	0	_	ns	
	SCL, SDA capacitive load	C <sub>b</sub>	_	400	pF	
RIIC	SCL input cycle time	t <sub>SCL</sub>	6(12) × t <sub>IICcyc</sub> + 600	_	ns	
(Fast-mode)	SCL input high pulse width	t <sub>SCLH</sub>	3(6) × t <sub>IICcyc</sub> + 300	_	ns	
	SCL input low pulse width	t <sub>SCLL</sub>	3(6) × t <sub>IICcyc</sub> + 300	_	ns	
	SCL, SDA input rise time	t <sub>Sr</sub>	20 + 0.1C <sub>b</sub>	300	ns	
	SCL, SDA input fall time	t <sub>Sf</sub>	20 + 0.1C <sub>b</sub>	300	ns	
	SCL, SDA input spike pulse removal time	t <sub>SP</sub>	0	1(4) × t <sub>IICcyc</sub>	ns	
	SDA input bus free time	t <sub>BUF</sub>	3(6) × t <sub>IICcyc</sub> + 300	_	ns	
	Start condition input hold time	t <sub>STAH</sub>	t <sub>IICcyc</sub> + 300	_	ns	
	Restart condition input setup time	t <sub>STAS</sub>	300	_	ns	
	Stop condition input setup time	t <sub>STOS</sub>	300	_	ns	
	Data input setup time	t <sub>SDAS</sub>	t <sub>IICcyc</sub> + 50	_	ns	
	Data input hold time	t <sub>SDAH</sub>	0	_	ns	
	SCL, SDA capacitive load	C <sub>b</sub>	_	400	рF	

Note:  $t_{IICcyc}$ : RIIC internal reference clock (IIC $\phi$ ) Cycle

Note 1. The value within parentheses is applicable when the value of the ICMR3.NF[1:0] bits is 11b while the digital filter is enabled by the setting ICFER.NFE = 1.

Note 2. Cb is the total capacitance of the bus lines.

Table 5.26 Timing of On-Chip Peripheral Modules (8)

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6V, VREFH0 = 2.7V to AVCC0, VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0V, PIXCLK = 27MHz,  $T_a = T_{opr}$ 

	Item	Symbol	min	typ	max	Unit	Test Conditions
PDC	VSYNC/HSYNC input setup time	t <sub>SYNCSETUP</sub>	10	_	_	ns	Figure 5.58
	VSYNC/HSYNC input hold time	t <sub>SYNCHOLD</sub>	5	_	_	ns	]
	PIXD input setup time	t <sub>DATASETUP</sub>	10	_	_	ns	]
	PIXD input hold time	t <sub>DATAHOLD</sub>	5	_	_	ns	]
	PIXCLK input cycle time	t <sub>PIXcyc</sub>	37	_	1000	ns	Figure 5.59
	PIXCLK input pulse width high level	t <sub>PIXH</sub>	10	_	_	ns	
	PIXCLK input pulse width low level	t <sub>PIXL</sub>	10	_	_	ns	
	PCKO pin output cycle time	t <sub>PCKcyc</sub>	40	_	1000	ns	Figure 5.60
	PCKO pin output high level pulse width	t <sub>PCKH</sub>	13	_	_	ns	]
	PCKO pin output low level pulse width	t <sub>PCKL</sub>	13	_	_	ns	]
	PCKO pin output rising time	t <sub>PCKr</sub>	_	_	5	ns	]
	PCKO pin output falling time	t <sub>PCKf</sub>	_	_	5	ns	]




Figure 5.34 I/O Port Input Timing




Figure 5.35 MTU Input/Output Timing




Figure 5.43 RSPI Timing (Master, CPHA = 0) and Simple SPI Timing (Master, CKPH = 1)




Figure 5.44 RSPI Timing (Master, CPHA = 1) and Simple SPI Timing (Master, CKPH = 0)




Figure 5.56 MII Reception Timing (Error Occurrence)




Figure 5.57 WOL Output Timing (MII)




Figure 5.58 PDC Timing




Figure 5.59 PDC Input Clock Characteristic

# REVISION HISTORY RX63N Group, RX631 Group Datasheet

Rev.	Date	_	Description
0.50	May 12, 2011	Page	Summary First Edition issued
0.50	May 13. 2011  Dec 27. 2011		First Edition issued
		All	Deckers added (477 pin TELCA 476 pin LEDCA 445 pin TELCA), module name shanged
		_	Package added (177-pin TFLGA, 176-pin LFBGA, 145-pin TFLGA), module name changed
			Interrupt Controller (ICUb) module name changed
		1. Overview	
		2 to 6	Table 1.1 Outline of Specifications, Reset, Realtime clock, Temperature sensor, Power supply voltage, changed
		8 to 10	Table 1.3 List of Products, changed
		10	Figure 1.1 How to Read the Product Part No., changed
		12 to 17	Table 1.4 Pin Functions, BSCANP pin added
		18	Figure 1.3 Pin Assignment (176-Pin TFLGA), added
		19	Figure 1.4 Pin Assignment (176-Pin LFBGA), added
		20	Figure 1.5 Pin Assignment (176-Pin LQFP), pin 18 changed
		21	Figure 1.6 Pin Assignment (144-Pin TFLGA), added
		22	Figure 1.7 Pin Assignment (144-Pin LQFP), pin 16 changed
		23	Figure 1.8 Pin Assignment (100-Pin LQFP), pin 7 changed
		24 to 28	Table 1.5 List of Pins and Pin Functions (177-pin TFLGA, 176-pin LFBGA), added
		34 to 38	Table 1.7 List of Pins and Pin Functions (145-Pin TFLGA), added
		4. I/O Registe	
		56 to 99	Table 5.1 List of I/O Registers, changed
		Appendix 2. Package Dimensions	
		100	Figure A. 177-pin TFLGA (PTLG0177KA-A), added
		101	Figure B. 176-pin LFBGA (PLBG0176GA-A), added
		103	Figure D. 145-pin TFLGA (PTLG0145KA-A), added
		105	Figure F. 100-pin TFLGA (PTLG0100KA-A), added
1.00	Jun 06. 2012	1. Overview	
		2 to 6	Table 1.1 Outline of Specifications: CPU, ROM, RAM, E2 DataFlash, clock generation circuit, temperature sensor, power supply voltage, changed. Low power consumption, deleted
		8 to 10	Table 1.3 List of Products, changed
		11	Figure 1.2 Block Diagram, changed
		12	Table 1.4 Pin Functions, description of VCC, changed
		24 to 28	Table 1.5 List of Pin and Pin Functions (177-Pin TFLGA, 176-Pin LFBGA): SDRAMC, added to table header; BCLK in pin number line M8, moved to Power Supply Clock System Control column
		29 to 33	Table 1.6 List of Pin and Pin Functions (176-Pin LQFP): SDRAMC, added to table header; BCLK in pin number line 68, moved to Power Supply Clock System Control column
		34 to 38	Table 1.7 List of Pin and Pin Functions (145-Pin TFLGA): SDRAMC, added to table header; MOSIB, added to pin number line D13; T_ERXD1 in pin number line H12, changed to ET_ERXD1; PO8, added to pin number line J4; BCLK in pin number line K6, moved to Power Supply Clock System Control column
		39 to 43	Table 1.8 List of Pins and Pin Functions (144-Pin LQFP): SDRAMC, added to table header; PO8, added to pin number line 29; BCLK in pin number line 53, moved to Power Supply Clock System Control column; T_ERXD1 in pin number 87, changed to ET_ERXD1; MOSIB, added to pin number line 102
		44 to 47	Table 1.9 List of Pins and Pin Functions (100-Pin LQFP): BCLK in pin number line 41, moved to Power Supply Clock System Control column
		4. I/O Registe	ers
		57, 58	Table 4.1, MPU registers, added
		5. Electrical 0	Characteristics
		105 to 163	Added
	1		

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information
- 2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein
- 3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.

Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics

- 6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage eristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the range, movement power voltage range, heat radiation characteristics use of Renesas Electronics products beyond such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
- 11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



#### SALES OFFICES

### Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900 Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China Tei: +86-10-2035-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2856-5688, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei 105-Tel: +886-2-8175-9600, Fax: +886 2-8175-9670 inei 10543, Taiwan

Renesas Electronics Singapore Pte. Ltd. 80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949 Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 12F., 234 Teheran-ro, Gangnam-Ku, Seoul, 135-920, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141