



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | RX  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 100MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, I <sup>2</sup> C, LINbus, SCI, SPI, USB  |
| Peripherals                | DMA, LVD, POR, PWM, WDT   |
| Number of I/O              | 111   |
| Program Memory Size        | 2MB (2M x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 32K x 8   |
| RAM Size                   | 256K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V   |
| Data Converters            | A/D 8x10b, 21x12b; D/A 2x10b  |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 144-LQFP  |
| Supplier Device Package    | 144-LFQFP (20x20)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f563nfhgfb-v0">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f563nfhgfb-v0</a> |

**Table 1.1 Outline of Specifications (5/6)**

| Classification         | Module/Function                                | Description   |
|------------------------|--|---|
| Communication function | Ethernet controller (ETHERC)                   | <ul style="list-style-type: none"> <li>Input and output of Ethernet/IEEE 802.3 frames</li> <li>Transfer at 10 or 100 Mbps</li> <li>Full- and half-duplex modes</li> <li>MII (Media Independent Interface) or RMII (Reduced Media Independent Interface) as defined in IEEE 802.3u</li> <li>Detection of Magic Packets™*1 or output of a "wake-on-LAN" signal (WOL)</li> <li>Compliance with flow control as defined in IEEE 802.3x standards</li> </ul> <p>Note 1. Magic Packet™ is a registered trademark of Advanced Micro Devices, Inc.</p>  |
|                        | DMA controller for Ethernet controller (EDMAC) | <ul style="list-style-type: none"> <li>Alleviation of CPU loads by the descriptor control method</li> <li>Transmission FIFO: 2 Kbytes; Reception FIFO: 2 Kbytes</li> </ul>  |
|                        | USB 2.0 host/function module (USBa)            | <ul style="list-style-type: none"> <li>Includes a UDC (USB Device Controller) and transceiver for USB 2.0</li> <li>Host/function module: one port, function module: one port</li> <li>Compliance with the USB 2.0 specification</li> <li>Transfer rate: Full speed (12 Mbps)</li> <li>Self-power mode and bus-power mode are selectable</li> <li>OTG (On the Go) operation is possible</li> <li>Incorporates 2 Kbytes of RAM as a transfer buffer</li> </ul>  |
|                        | Serial communications interfaces (SC1c, SC1d)  | <ul style="list-style-type: none"> <li>13 channels (SC1c: 12 channels + SC1d: 1 channel)</li> <li>SC1c <ul style="list-style-type: none"> <li>Serial communications modes: Asynchronous, clock synchronous, and smart-card interface</li> <li>Multi-processor function</li> <li>On-chip baud rate generator allows selection of the desired bit rate</li> <li>Choice of LSB-first or MSB-first transfer</li> <li>Average transfer rate clock can be input from TMR timers for SC15, SC16, and SC112</li> <li>Simple I<sup>2</sup>C</li> <li>Simple SPI</li> </ul> </li> <li>SC1d (The following functions are added to SC1c) <ul style="list-style-type: none"> <li>Supports the serial communications protocol, which contains the start frame and information frame</li> <li>Supports the LIN format</li> </ul> </li> </ul>   |
|                        | I <sup>2</sup> C bus interfaces (RIIC)         | <ul style="list-style-type: none"> <li>4 channels (one of them is FM+)</li> <li>Communication formats <ul style="list-style-type: none"> <li>I<sup>2</sup>C bus format/SMBus format</li> </ul> </li> <li>Supports the multi-master</li> <li>Max. transfer rate: 1 Mbps (channel 0)</li> </ul>   |
|                        | IEBus (IEB)                                    | <ul style="list-style-type: none"> <li>1 channel</li> <li>Supports protocol control for the IEBus <ul style="list-style-type: none"> <li>Half-duplex asynchronous transfer</li> <li>Multi-master operation</li> <li>Broadcast communications function</li> </ul> </li> <li>Two selectable modes, differentiated by transfer rate</li> </ul>   |
|                        | CAN module (CAN)                               | <ul style="list-style-type: none"> <li>3 channels</li> <li>Compliance with the ISO11898-1 specification (standard frame and extended frame)</li> <li>32 mailboxes each</li> </ul>   |
|                        | Serial peripheral interfaces (SPI)             | <ul style="list-style-type: none"> <li>3 channels</li> <li>RSPI transfer facility <ul style="list-style-type: none"> <li>Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPCK (RSPI clock) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines)</li> <li>Capable of handling serial transfer as a master or slave</li> </ul> </li> <li>Data formats <ul style="list-style-type: none"> <li>Switching between MSB first and LSB first</li> <li>The number of bits in each transfer can be changed to any number of bits from 8 to 16, or to 20, 24, or 32 bits.</li> <li>128-bit buffers for transmission and reception</li> <li>Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</li> </ul> </li> <li>Buffered structure <ul style="list-style-type: none"> <li>Double buffers for both transmission and reception</li> </ul> </li> </ul> |

**Table 1.2 Comparison of Functions for Different Packages in the RX63N/RX631 Group**

| Functions  |   | RX63N Group   |                           |               | RX631 Group   |                           |             |                               |                               |               |
|--|---|---|---------------------------|---------------|---|---------------------------|-------------|-------------------------------|-------------------------------|---------------|
|  |   | 177-pin<br>176-pin  | 145-pin<br>144-pin        | 100-pin       | 177-pin<br>176-pin  | 145-pin<br>144-pin        | 100-pin     | 64-pin<br>LQFP                | 64-pin<br>TFLGA               | 48-pin        |
| External bus width                               | External bus width                      | 32 bits   | 16 bits                   |               | 32 bits   | 16 bits                   |             |                               |                               | Not available |
|  | SDRAM area controller                   | Available   |                           | Not available | Available   |                           |             |                               |                               | Not available |
| DMA  | DMA controller                          | Ch. 0 to 3  |                           |               |   | Ch. 0 to 3                |             |                               |                               |               |
|  | EXDMA controller                        | Ch. 0 and 1   |                           |               | Ch. 0 and 1   |                           |             |                               |                               | Not available |
|  | Data transfer controller                | Available   |                           |               |   | Available                 |             |                               |                               |               |
| Timers   | 16-bit timer pulse unit                 | Ch. 0 to 11   | Ch. 0 to 5                |               | Ch. 0 to 11   |                           |             |                               |                               | Ch. 0 to 5    |
|  | Multi-function timer pulse unit 2       | Ch. 0 to 5  |                           |               |   | Ch. 0 to 5                |             |                               |                               |               |
|  | Port output enable 2                    | Available   |                           |               |   | Available                 |             |                               |                               |               |
|  | Programmable pulse generator            | Ch. 0 and 1   |                           |               |   | Ch. 0 and 1               |             |                               |                               |               |
|  | 8-bit timers                            | Ch. 0 to 3  |                           |               |   | Ch. 0 to 3                |             |                               |                               |               |
|  | Compare match timer                     | Ch. 0 to 3  |                           |               |   | Ch. 0 to 3                |             |                               |                               |               |
|  | Realtime clock                          | Available   |                           |               |   | Available                 |             |                               |                               | Not available |
|  | Watchdog timer                          | Available   |                           |               |   | Available                 |             |                               |                               |               |
|  | Independent watchdog timer              | Available   |                           |               |   | Available                 |             |                               |                               |               |
| Communication function                           | Ethernet controller                     | Available   |                           |               |   | Not available             |             |                               |                               |               |
|  | DMA controller for Ethernet controller  | Available   |                           |               |   | Not available             |             |                               |                               |               |
|  | USB 2.0 host/function module            | Ch. 0 and 1   | Ch.0                      |               | Ch. 0 and 1   | Ch.0                      |             | Ch. 0 and 1                   | Ch.0                          |               |
|  | Serial communications interfaces (SClc) | Ch. 0 to 11   | Ch. 0 to 3, 5, 6, 8 and 9 |               | Ch. 0 to 11   | Ch. 0 to 3, 5, 6, 8 and 9 |             | Ch. 1, 5, 6, 8 and 9          | Ch. 1, 5, 6, and 8            |               |
|  | Serial communications interfaces (SCld) | Ch. 12  |                           |               |   | Ch. 12                    |             |                               |                               |               |
|  | I <sup>2</sup> C bus interfaces         | Ch. 0 to 3  | Ch.0 and 2                |               | Ch. 0 to 3  | Ch.0 and 2                |             | Ch.2                          |                               |               |
|  | IEBus                                   | Available   |                           |               |   | Available                 |             |                               |                               |               |
|  | Serial peripheral interfaces            | Ch.0 to 2   | Ch. 0 and 1               |               | Ch.0 to 2   |                           | Ch. 0 and 1 |                               |                               |               |
|  | CAN module                              | For 1.5 M or more: Ch. 0 to 2, For 1 M or less: Ch. 0 and 1 | Ch. 0 and 1               |               | For 1.5 M or more: Ch. 0 to 2, For 1 M or less: Ch. 0 and 1 | Ch. 0 and 1               |             | Ch.1                          |                               |               |
|  | Parallel data capture unit (PDC)        | Not available   |                           |               | Available   |                           |             | Not available                 |                               |               |
| 12-bit A/D converter (channel)                   | AN000 to 020                            |   | AN000 to 013              |               | AN000 to 020  | AN000 to 013              |             | AN000 to 004, 006, 008 to 013 | AN000 to 002, 006, 009 to 012 |               |
| 10-bit A/D converter (channel)                   | AN0 to 7                                |   |                           |               | AN0 to 7  |                           |             | Not available                 |                               |               |
| D/A converter                                    | Ch. 0 and 1                             | Ch.1  |                           | Ch. 0 and 1   | Ch.1  |                           | Ch.1        |                               | Not available                 |               |
| Temperature sensor                               | Available                               |   |                           |               | Available   |                           |             |                               |                               |               |
| CRC calculator                                   | Available                               |   |                           |               | Available   |                           |             |                               |                               |               |
| Unique ID  | Available (only for the G version)      |   |                           |               |   |                           |             |                               |                               |               |
| Off-board programming (parallel programmer mode) |   |   |                           | Available     |   |                           |             |                               | Not available                 |               |
| Sub-clock oscillator (for low clock loads)       |   |   |                           | Available     |   |                           |             |                               | Not available                 |               |
| Sub-clock oscillator (for standard clock loads)  |   |   |                           |               | Available   |                           |             |                               | Not available                 |               |
| Battery backup function                          |   |   |                           |               | Available   |                           |             |                               | Not available                 |               |
| I/O port switching function                      | Not available                           |   |                           |               | Not available   |                           |             | Available                     |                               |               |

## 1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no.

**Table 1.3 List of Products (1/8)**

| Group                | Part No.     | Package        | ROM Capacity | RAM Capacity | E2 Data Flash | Operating Frequency (Max.) | Operating Temp. Range |
|----------------------|--------------|----------------|--------------|--------------|---------------|----------------------------|-----------------------|
| RX63N<br>(D version) | R5F563NECDLC | PTLG0177KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDLC | PTLG0177KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDLC | PTLG0177KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDL  | PTLG0177KA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDLC | PTLG0177KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDL  | PTLG0177KA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDLC | PTLG0177KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDLC | PTLG0177KA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDBG | PLBG0176GA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDBG | PLBG0176GA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDBG | PLBG0176GA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDBG | PLBG0176GA-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDBG | PLBG0176GA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDBG | PLBG0176GA-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDBG | PLBG0176GA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDBG | PLBG0176GA-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFHDFC | PLQP0176KB-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NFDDFC | PLQP0176KB-A   | 2 Mbytes     | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKHDFC | PLQP0176KB-A*1 | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NKDDFC | PLQP0176KB-A   | 2 Mbytes     | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDFC | PLQP0176KB-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDFC | PLQP0176KB-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJHDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NJDDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGHDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NGDDFC | PLQP0176KB-A*1 | 1.5 Mbytes   | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDCDFC | PLQP0176KB-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NDDDFC | PLQP0176KB-A   | 1.5 Mbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NYHDFC | PLQP0176KB-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NYDDFC | PLQP0176KB-A   | 1 Mbyte      | 256 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWHDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWDDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWGDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NWCDFC | PLQP0176KB-A   | 1 Mbyte      | 192 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBCDFC | PLQP0176KB-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NBDDFC | PLQP0176KB-A   | 1 Mbyte      | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NACDFC | PLQP0176KB-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NADDFC | PLQP0176KB-A   | 768 Kbytes   | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NECDLK | PTLG0145KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
|                      | R5F563NEDDLK | PTLG0145KA-A   | 2 Mbytes     | 128 Kbytes   | 32 Kbytes     | 100 MHz                    | -40 to +85°C          |
| R5F563NDCDLK         | PTLG0145KA-A | 1.5 Mbytes     | 128 Kbytes   | 32 Kbytes    | 100 MHz       | -40 to +85°C               |                       |

## 1.4 Pin Functions

Table 1.4 lists the pin functions.

**Table 1.4 Pin Functions (1/6)**

| Classifications        | Pin Name           | I/O    | Description   |
|------------------------|--------------------|--------|---|
| Power supply           | VCC                | Input  | Power supply pin. Connect it to the system power supply. Connect this pin to VSS via a 0.1- $\mu$ F capacitor. The capacitor should be placed close to the pin. |
|                        | VCL                | Input  | Connect this pin to VSS via a 0.1- $\mu$ F capacitor. The capacitor should be placed close to the pin.  |
|                        | VSS                | Input  | Ground pin. Connect it to the system power supply (0 V).  |
|                        | VBATT              | Input  | Backup power pin. When the battery backup function is not to be used, connect it to the VCC pin.  |
| Clock                  | XTAL               | Output | Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.  |
|                        | EXTAL              | Input  |   |
|                        | BCLK               | Output | Outputs the external bus clock for external devices.  |
|                        | SDCLK              | Output | Outputs the clock dedicated for the SDRAM.  |
|                        | XCOUT              | Output | Input/output pins for the subclock oscillator. Connect a crystal resonator between XCOUT and XCIN.  |
|                        | XCIN               | Input  |   |
| Operating mode control | MD                 | Input  | Pins for setting the operating mode. The signal levels on these pins must not be changed during operation.  |
| System control         | RES#               | Input  | Reset signal input pin. This LSI enters the reset state when this signal goes low.  |
|                        | EMLE               | Input  | Input pin for the on-chip emulator enable signal. When the on-chip emulator is used, this pin should be driven high. When not used, it should be driven low.    |
|                        | BSCANP             | Input  | Boundary scan enable pin. Boundary scan is enabled when this pin goes high. When not used, it should be driven low.   |
| On-chip emulator       | FINEC              | Input  | Fine interface clock pin  |
|                        | FINED              | I/O    | Fine interface pin  |
|                        | TRST#              | Input  | On-chip emulator or boundary scan pins. When the EMLE pin is driven high, these pins are dedicated for the on-chip emulator.                                    |
|                        | TMS                | Input  |   |
|                        | TDI                | Input  |   |
|                        | TCK                | Input  |   |
|                        | TDO                | Output |   |
|                        | TRCLK              | Output | This pin outputs the clock for synchronization with the trace data.   |
|                        | TRSYNC             | Output | This pin indicates that output from the TRDATA0 to TRDATA3 pins is valid.   |
|                        | TRDATA0 to TRDATA3 | Output | These pins output the trace information.  |
| Address bus            | A0 to A23          | Output | Output pins for the address.  |
| Data bus               | D0 to D31          | I/O    | Input and output pins for the bidirectional data bus.   |
| Multiplexed bus        | A0/D0 to A15/D15   | I/O    | Address/data multiplexed bus  |

Note 3. Enabled only for the ROM capacity: 2 Mbytes/1.5 Mbytes

Table 1.10 List of Pins and Pin Functions (100-Pin LQFP) (3/4)

| Pin No. | Power Supply<br>Clock<br>System Control | I/O Port | Bus<br>EXDMAC | Timers<br>(MTU, TPU, TMR, PPG,<br>RTC, POE)   | Communications<br>(ETHERC, SC1c, SC1d,<br>RSPI, RIIC, CAN, IEB,<br>USB) | Interrupt | S12AD<br>AD<br>DA |
|---------|---|----------|---------------|---|---|-----------|-------------------|
| 59      |   | PB1      | A9            | MTIOC0C/MTIOC4C/<br>TIOCB3/TMC10/PO25         | TXD6/SMOSI6/SSDA6/<br>ET_ERXD0/<br>RMII_RXD0                            | IRQ4-DS   |                   |
| 60      | VCC                                     |          |               |   |   |           |                   |
| 61      |   | PB0      | A8            | MTIC5W/TIOCA3/PO24                            | RXD6/SMISO6/SSCL6/<br>RSPCKA/ET_ERXD1/<br>RMII_RXD1                     | IRQ12     |                   |
| 62      | VSS                                     |          |               |   |   |           |                   |
| 63      |   | PA7      | A7            | TIOCB2/PO23                                   | MISOA/ET_WOL  |           |                   |
| 64      |   | PA6      | A6            | MTIC5V/MTCLKB/<br>TIOCA2/TMC13/PO22/<br>POE2# | CTS5#/RTS5#/SS5#/<br>MOSIA/ET_EXOUT                                     |           |                   |
| 65      |   | PA5      | A5            | TIOCB1/PO21                                   | RSPCKA/ET_LINKSTA   |           |                   |
| 66      |   | PA4      | A4            | MTIC5U/MTCLKA/<br>TIOCA1/TMRI0/PO20           | TXD5/SMOSI5/SSDA5/<br>SSLA0/ET_MDC                                      | IRQ5-DS   |                   |
| 67      |   | PA3      | A3            | MTIOC0D/MTCLKD/<br>TIOC0D/TCLKB/PO19          | RXD5/SMISO5/SSCL5/<br>ET_MDIO   | IRQ6-DS   |                   |
| 68      |   | PA2      | A2            | PO18  | RXD5/SMISO5/SSCL5/<br>SSLA3   |           |                   |
| 69      |   | PA1      | A1            | MTIOC0B/MTCLKC/<br>TIOCB0/PO17                | SCK5/SSLA2/ET_WOL   | IRQ11     |                   |
| 70      |   | PA0      | A0/BC0#       | MTIOC4A/TIOCA0/<br>PO16                       | SSLA1/ET_TX_EN/<br>RMII_TXD_EN  |           |                   |
| 71      |   | PE7      | D15[A15/D15]  |   | MISOB   | IRQ7      | AN5               |
| 72      |   | PE6      | D14[A14/D14]  |   | MOSIB   | IRQ6      | AN4               |
| 73      |   | PE5      | D13[A13/D13]  | MTIOC4C/MTIOC2B                               | RSPCKB/ET_RX_CLK/<br>REF50CK  | IRQ5      | AN3               |
| 74      |   | PE4      | D12[A12/D12]  | MTIOC4D/MTIOC1A/<br>PO28                      | SSLB0/ET_ERXD2  |           | AN2               |
| 75      |   | PE3      | D11[A11/D11]  | MTIOC4B/PO26/POE8#                            | CTS12#/RTS12#/<br>SS12#/MISOB/<br>ET_ERXD3                              |           | AN1               |
| 76      |   | PE2      | D10[A10/D10]  | MTIOC4A/PO23                                  | RXD12/SMISO12/<br>SSCL12/RXD12/<br>SSLB3/MOSIB                          | IRQ7-DS   | AN0               |
| 77      |   | PE1      | D9[A9/D9]     | MTIOC4C/PO18                                  | TXD12/SMOSI12/<br>SSDA12/TXD12/<br>SIOX12/SSLB2/<br>RSPCKB              |           | ANEX1             |
| 78      |   | PE0      | D8[A8/D8]     |   | SCK12/SSLB1   |           | ANEX0             |
| 79      |   | PD7      | D7[A7/D7]     | MTIC5U/POE0#                                  |   | IRQ7      | AN7               |
| 80      |   | PD6      | D6[A6/D6]     | MTIC5V/POE1#                                  |   | IRQ6      | AN6               |
| 81      |   | PD5      | D5[A5/D5]     | MTIC5W/POE2#                                  |   | IRQ5      | AN013             |
| 82      |   | PD4      | D4[A4/D4]     | POE3#   |   | IRQ4      | AN012             |
| 83      |   | PD3      | D3[A3/D3]     | POE8#   |   | IRQ3      | AN011             |
| 84      |   | PD2      | D2[A2/D2]     | MTIOC4D                                       | CRX0*1  | IRQ2      | AN010             |
| 85      |   | PD1      | D1[A1/D1]     | MTIOC4B                                       | CTX0*1  | IRQ1      | AN009             |
| 86      |   | PD0      | D0[A0/D0]     |   |   | IRQ0      | AN008             |
| 87      |   | P47      |               |   |   | IRQ15-DS  | AN007             |
| 88      |   | P46      |               |   |   | IRQ14-DS  | AN006             |
| 89      |   | P45      |               |   |   | IRQ13-DS  | AN005             |
| 90      |   | P44      |               |   |   | IRQ12-DS  | AN004             |
| 91      |   | P43      |               |   |   | IRQ11-DS  | AN003             |
| 92      |   | P42      |               |   |   | IRQ10-DS  | AN002             |
| 93      |   | P41      |               |   |   | IRQ9-DS   | AN001             |

Table 4.1 List of I/O Registers (Address Order) (5/50)

| Address    | Module Symbol | Register Name                                 | Register Symbol | Number of Bits | Access Size | Number of Access States |           | Related Function |
|------------|---------------|---|-----------------|----------------|-------------|-------------------------|-----------|------------------|
|            |               |   |                 |                |             | ICLK≥PCLK               | ICLK<PCLK |                  |
| 0008 650Ch | MPU           | Memory-protection error status register       | MPESTS          | 32             | 32          | 1                       | ICLK      | MPU              |
| 0008 6514h | MPU           | Data memory-protection error address register | MPDEA           | 32             | 32          | 1                       | ICLK      |                  |
| 0008 6520h | MPU           | Region search address register                | MPSA            | 32             | 32          | 1                       | ICLK      |                  |
| 0008 6524h | MPU           | Region search operation register              | MPOPS           | 16             | 16          | 1                       | ICLK      |                  |
| 0008 6526h | MPU           | Region invalidation operation register        | MPOPI           | 16             | 16          | 1                       | ICLK      |                  |
| 0008 6528h | MPU           | Instruction-hit region register               | MHITI           | 32             | 32          | 1                       | ICLK      |                  |
| 0008 652Ch | MPU           | Data-hit region register                      | MHITD           | 32             | 32          | 1                       | ICLK      |                  |
| 0008 7010h | ICU           | Interrupt request register 016                | IR016           | 8              | 8           | 2                       | ICLK      | ICUb             |
| 0008 7015h | ICU           | Interrupt request register 021                | IR021           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7017h | ICU           | Interrupt request register 023                | IR023           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 701Bh | ICU           | Interrupt request register 027                | IR027           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 701Ch | ICU           | Interrupt request register 028                | IR028           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 701Dh | ICU           | Interrupt request register 029                | IR029           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 701Eh | ICU           | Interrupt request register 030                | IR030           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 701Fh | ICU           | Interrupt request register 031                | IR031           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7020h | ICU           | Interrupt request register 032                | IR032           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7021h | ICU           | Interrupt request register 033                | IR033           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7022h | ICU           | Interrupt request register 034                | IR034           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7023h | ICU           | Interrupt request register 035                | IR035           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7024h | ICU           | Interrupt request register 036                | IR036           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7025h | ICU           | Interrupt request register 037                | IR037           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7026h | ICU           | Interrupt request register 038                | IR038           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7027h | ICU           | Interrupt request register 039                | IR039           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7028h | ICU           | Interrupt request register 040                | IR040           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7029h | ICU           | Interrupt request register 041                | IR041           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 702Ah | ICU           | Interrupt request register 042                | IR042           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 702Bh | ICU           | Interrupt request register 043                | IR043           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 702Ch | ICU           | Interrupt request register 044                | IR044           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 702Dh | ICU           | Interrupt request register 045                | IR045           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 702Eh | ICU           | Interrupt request register 046                | IR046           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 702Fh | ICU           | Interrupt request register 047                | IR047           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7030h | ICU           | Interrupt request register 048                | IR048           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7031h | ICU           | Interrupt request register 049                | IR049           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7032h | ICU           | Interrupt request register 050                | IR050           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7033h | ICU           | Interrupt request register 051                | IR051           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7034h | ICU           | Interrupt request register 052                | IR052           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7035h | ICU           | Interrupt request register 053                | IR053           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7036h | ICU           | Interrupt request register 054                | IR054           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7037h | ICU           | Interrupt request register 055                | IR055           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7038h | ICU           | Interrupt request register 056                | IR056           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7039h | ICU           | Interrupt request register 057                | IR057           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 703Ah | ICU           | Interrupt request register 058                | IR058           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 703Bh | ICU           | Interrupt request register 059                | IR059           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 703Eh | ICU           | Interrupt request register 062                | IR062           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7040h | ICU           | Interrupt request register 064                | IR064           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7041h | ICU           | Interrupt request register 065                | IR065           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7042h | ICU           | Interrupt request register 066                | IR066           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7043h | ICU           | Interrupt request register 067                | IR067           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7044h | ICU           | Interrupt request register 068                | IR068           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7045h | ICU           | Interrupt request register 069                | IR069           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7046h | ICU           | Interrupt request register 070                | IR070           | 8              | 8           | 2                       | ICLK      |                  |

**Table 4.1 List of I/O Registers (Address Order) (7/50)**

| Address    | Module Symbol | Register Name                  | Register Symbol | Number of Bits | Access Size | Number of Access States |           | Related Function |
|------------|---------------|--------------------------------|-----------------|----------------|-------------|-------------------------|-----------|------------------|
|            |               |                                |                 |                |             | ICLK≥PCLK               | ICLK<PCLK |                  |
| 0008 7096h | ICU           | Interrupt request register 150 | IR150           | 8              | 8           | 2                       | ICLK      | ICUb             |
| 0008 7097h | ICU           | Interrupt request register 151 | IR151           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7098h | ICU           | Interrupt request register 152 | IR152           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 7099h | ICU           | Interrupt request register 153 | IR153           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 709Ah | ICU           | Interrupt request register 154 | IR154           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 709Bh | ICU           | Interrupt request register 155 | IR155           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 709Ch | ICU           | Interrupt request register 156 | IR156           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 709Dh | ICU           | Interrupt request register 157 | IR157           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 709Eh | ICU           | Interrupt request register 158 | IR158           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 709Fh | ICU           | Interrupt request register 159 | IR159           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A0h | ICU           | Interrupt request register 160 | IR160           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A1h | ICU           | Interrupt request register 161 | IR161           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A2h | ICU           | Interrupt request register 162 | IR162           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A3h | ICU           | Interrupt request register 163 | IR163           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A4h | ICU           | Interrupt request register 164 | IR164           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A5h | ICU           | Interrupt request register 165 | IR165           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A6h | ICU           | Interrupt request register 166 | IR166           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70A7h | ICU           | Interrupt request register 167 | IR167           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70AAh | ICU           | Interrupt request register 170 | IR170           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70ABh | ICU           | Interrupt request register 171 | IR171           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70ACh | ICU           | Interrupt request register 172 | IR172           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70ADh | ICU           | Interrupt request register 173 | IR173           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70AEh | ICU           | Interrupt request register 174 | IR174           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70AFh | ICU           | Interrupt request register 175 | IR175           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B0h | ICU           | Interrupt request register 176 | IR176           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B1h | ICU           | Interrupt request register 177 | IR177           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B2h | ICU           | Interrupt request register 178 | IR178           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B3h | ICU           | Interrupt request register 179 | IR179           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B4h | ICU           | Interrupt request register 180 | IR180           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B5h | ICU           | Interrupt request register 181 | IR181           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B6h | ICU           | Interrupt request register 182 | IR182           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B7h | ICU           | Interrupt request register 183 | IR183           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B8h | ICU           | Interrupt request register 184 | IR184           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70B9h | ICU           | Interrupt request register 185 | IR185           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70BAh | ICU           | Interrupt request register 186 | IR186           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70BBh | ICU           | Interrupt request register 187 | IR187           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70BCh | ICU           | Interrupt request register 188 | IR188           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70BDh | ICU           | Interrupt request register 189 | IR189           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70BEh | ICU           | Interrupt request register 190 | IR190           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70BFh | ICU           | Interrupt request register 191 | IR191           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C0h | ICU           | Interrupt request register 192 | IR192           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C1h | ICU           | Interrupt request register 193 | IR193           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C2h | ICU           | Interrupt request register 194 | IR194           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C3h | ICU           | Interrupt request register 195 | IR195           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C4h | ICU           | Interrupt request register 196 | IR196           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C5h | ICU           | Interrupt request register 197 | IR197           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C6h | ICU           | Interrupt request register 198 | IR198           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C7h | ICU           | Interrupt request register 199 | IR199           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C8h | ICU           | Interrupt request register 200 | IR200           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70C9h | ICU           | Interrupt request register 201 | IR201           | 8              | 8           | 2                       | ICLK      |                  |
| 0008 70CAh | ICU           | Interrupt request register 202 | IR202           | 8              | 8           | 2                       | ICLK      |                  |

Table 4.1 List of I/O Registers (Address Order) (15/50)

| Address    | Module Symbol | Register Name                              | Register Symbol | Number of Bits | Access Size | Number of Access States |               | Related Function |
|------------|---------------|--|-----------------|----------------|-------------|-------------------------|---------------|------------------|
|            |               |  |                 |                |             | ICLK $\geq$ PCLK        | ICLK $<$ PCLK |                  |
| 0008 8036h | IWDT          | IWDT reset control register                | IWDTRCR         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        | IWDTa            |
| 0008 8038h | IWDT          | IWDT count stop control register           | IWDTCSTPR       | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 80C0h | DA            | D/A data register 0                        | DADR0           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        | DAa              |
| 0008 80C2h | DA            | D/A data register 1                        | DADR1           | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 80C4h | DA            | D/A control register                       | DACR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 80C5h | DA            | DADRm format select register               | DADPR           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 80C6h | DA            | D/A A/D synchronous start control register | DAADSCR         | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8100h | TPUA          | Timer start register                       | TSTR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8101h | TPUA          | Timer synchronous register                 | TSYR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8108h | TPU0          | Noise filter control register              | NFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8109h | TPU1          | Noise filter control register              | NFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 810Ah | TPU2          | Noise filter control register              | NFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 810Bh | TPU3          | Noise filter control register              | NFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 810Ch | TPU4          | Noise filter control register              | NFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 810Dh | TPU5          | Noise filter control register              | NFCR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8110h | TPU0          | Timer control register                     | TCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8111h | TPU0          | Timer mode register                        | TMDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8112h | TPU0          | Timer I/O control register H               | TIORH           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8113h | TPU0          | Timer I/O control register L               | TIORL           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8114h | TPU0          | Timer interrupt enable register            | TIER            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8115h | TPU0          | Timer status register                      | TSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8116h | TPU0          | Timer counter                              | TCNT            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8118h | TPU0          | Timer general register A                   | TGRA            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 811Ah | TPU0          | Timer general register B                   | TGRB            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 811Ch | TPU0          | Timer general register C                   | TGRC            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 811Eh | TPU0          | Timer general register D                   | TGRD            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8120h | TPU1          | Timer control register                     | TCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8121h | TPU1          | Timer mode register                        | TMDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8122h | TPU1          | Timer I/O control register                 | TIOR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8124h | TPU1          | Timer interrupt enable register            | TIER            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8125h | TPU1          | Timer status register                      | TSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8126h | TPU1          | Timer counter                              | TCNT            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8128h | TPU1          | Timer general register A                   | TGRA            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 812Ah | TPU1          | Timer general register B                   | TGRB            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8130h | TPU2          | Timer control register                     | TCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8131h | TPU2          | Timer mode register                        | TMDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8132h | TPU2          | Timer I/O control register                 | TIOR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8134h | TPU2          | Timer interrupt enable register            | TIER            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8135h | TPU2          | Timer status register                      | TSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8136h | TPU2          | Timer counter                              | TCNT            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8138h | TPU2          | Timer general register A                   | TGRA            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 813Ah | TPU2          | Timer general register B                   | TGRB            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8140h | TPU3          | Timer control register                     | TCR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8141h | TPU3          | Timer mode register                        | TMDR            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8142h | TPU3          | Timer I/O control register H               | TIORH           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8143h | TPU3          | Timer I/O control register L               | TIORL           | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8144h | TPU3          | Timer interrupt enable register            | TIER            | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8145h | TPU3          | Timer status register                      | TSR             | 8              | 8           | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8146h | TPU3          | Timer counter                              | TCNT            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 8148h | TPU3          | Timer general register A                   | TGRA            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |
| 0008 814Ah | TPU3          | Timer general register B                   | TGRB            | 16             | 16          | 2, 3 PCLKB              | 2 ICLK        |                  |

**Table 5.6 DC Characteristics (4)**

Conditions:  $VCC = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$ ,  
 $VSS = AVSS0 = VREFL/VREFLO = VSS\_USB = 0$  V,  $T_a = T_{opr}$

| Item                                  | Symbol | Min. | Typ. | Max. | Unit | Test Conditions |
|---------------------------------------|--------|------|------|------|------|-----------------|
| Permissible total power consumption*1 | $P_d$  | —    | —    | 380  | mW   | *2              |

Note 1. This is the total power consumption of the chip as a whole (including the power consumed by the output buffers).

Note 2. Contact a Renesas sales office or agent regarding further details of the conditions of measurement.

**Table 5.7 Permissible Output Currents**

Conditions:  $VCC = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $AVCC0$ ,  
 $VSS = AVSS0 = VREFL/VREFLO = VSS\_USB = 0$  V,  $T_a = T_{opr}$

| Item   |                          | Symbol       | Min.            | Typ. | Max. | Unit |    |
|--|--------------------------|--------------|-----------------|------|------|------|----|
| Permissible output low current<br>(average value per pin)  | All output pins*1        | Normal drive | $I_{OL}$        | —    | —    | 2.0  | mA |
|  | All output pins*2        | High drive   | $I_{OL}$        |      |      | 3.8  | mA |
| Permissible output low current<br>(max. value per pin)     | All output pins*1        | Normal drive | $I_{OL}$        | —    | —    | 4.0  | mA |
|  | All output pins*2        | High drive   | $I_{OL}$        |      |      | 7.6  | mA |
| Permissible output low current (total)                     | Total of all output pins |              | $\Sigma I_{OL}$ | —    | —    | 80   | mA |
| Permissible output high current<br>(average value per pin) | All output pins*1        | Normal drive | $I_{OH}$        | —    | —    | -2.0 | mA |
|  | USB_DPUPE pin*2          | High drive   | $I_{OH}$        | —    | —    | -3.8 | mA |
| Permissible output high current<br>(max. value per pin)    | All output pins*1        | Normal drive | $I_{OH}$        | —    | —    | -4.0 | mA |
|  | All output pins*2        | High drive   | $I_{OH}$        | —    | —    | -7.6 | mA |
| Permissible output high current (total)                    | Total of all output pins |              | $\Sigma I_{OH}$ | —    | —    | -80  | mA |

Caution: To protect the LSI's reliability, the output current values should not exceed the values in this table.

Note 1. This is the value when normal driving ability is set with a pin for which normal driving ability is selectable.

Note 2. This is the value when high driving ability is set with a pin for which normal driving ability is selectable or the value of the pin to which high driving ability is fixed.




Figure 5.26 SDRAM Space Multiple Read Bus Timing




Figure 5.27 SDRAM Space Multiple Write Bus Timing

## 5.3.7 Timing of On-Chip Peripheral Modules

**Table 5.19 Timing of On-Chip Peripheral Modules (1)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0,  
VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V  
PCLK = 8 to 50 MHz  
T<sub>a</sub> = T<sub>opr</sub>  
High drive output is selected by the drive capacity control register.

| Item                    |  | Symbol              | Min.                                       | Max. | Unit*1            | Test Conditions   |             |
|-------------------------|--|---------------------|--|------|-------------------|-------------------|-------------|
| I/O ports               | Input data pulse width                         | t <sub>PRW</sub>    | 1.5  | —    | t <sub>Pcyc</sub> | Figure 5.34       |             |
| MTU/TPU                 | Input capture input pulse width                | Single-edge setting | t <sub>TICW</sub>                          | 1.5  | —                 | t <sub>Pcyc</sub> | Figure 5.35 |
|                         |  | Both-edge setting   |  | 2.5  | —                 |                   |             |
|                         | Timer clock pulse width                        | Single-edge setting | t <sub>TCKWH</sub> ,<br>t <sub>TCKWL</sub> | 1.5  | —                 | t <sub>Pcyc</sub> | Figure 5.36 |
| Both-edge setting       |  | 2.5                 |  | —    |                   |                   |             |
| Phase counting mode     |  | 2.5                 |  | —    |                   |                   |             |
| POE                     | POE# input pulse width                         | t <sub>POEW</sub>   | 1.5  | —    | t <sub>Pcyc</sub> | Figure 5.37       |             |
| 8-bit timer             | Timer clock pulse width                        | Single-edge setting | t <sub>TMCWH</sub> ,<br>t <sub>TMCWL</sub> | 1.5  | —                 | t <sub>Pcyc</sub> | Figure 5.38 |
|                         |  | Both-edge setting   |  | 2.5  | —                 |                   |             |
| SCI                     | Input clock cycle                              | Asynchronous        | t <sub>Scyc</sub>                          | 4    | —                 | t <sub>Pcyc</sub> | Figure 5.39 |
|                         |  | Clock synchronous   |  | 6    | —                 |                   |             |
|                         | Input clock pulse width                        |                     | t <sub>SCKW</sub>                          | 0.4  | 0.6               | t <sub>Scyc</sub> |             |
|                         | Input clock rise time                          |                     | t <sub>SCKr</sub>                          | —    | 20                | ns                |             |
|                         | Input clock fall time                          |                     | t <sub>SCKf</sub>                          | —    | 20                | ns                |             |
|                         | Output clock cycle                             | Asynchronous        | t <sub>Scyc</sub>                          | 16   | —                 | t <sub>Pcyc</sub> |             |
|                         |  | Clock synchronous   |  | 4    | —                 |                   |             |
|                         | Output clock pulse width                       |                     | t <sub>SCKW</sub>                          | 0.4  | 0.6               | t <sub>Scyc</sub> |             |
|                         | Output clock rise time                         |                     | t <sub>SCKr</sub>                          | —    | 20                | ns                |             |
|                         | Output clock fall time                         |                     | t <sub>SCKf</sub>                          | —    | 20                | ns                |             |
|                         | Transmit data delay time                       | Clock synchronous   | t <sub>TXD</sub>                           | —    | 40                | ns                | Figure 5.40 |
| Receive data setup time | Clock synchronous                              | t <sub>RXS</sub>    | 40   | —    | ns                |                   |             |
| Receive data hold time  | Clock synchronous                              | t <sub>RXH</sub>    | 40   | —    | ns                |                   |             |
| A/D converter           | 10-bit A/D converter trigger input pulse width | t <sub>TRGW</sub>   | 1.5  | —    | t <sub>Pcyc</sub> | Figure 5.41       |             |
|                         | 12-bit A/D converter trigger input pulse width |                     | 1.5  | —    |                   |                   |             |

Note 1. t<sub>Pcyc</sub>: PCLK cycle

**Table 5.22 Timing of On-Chip Peripheral Modules (4)**

Conditions:  $V_{CC} = AV_{CC0} = V_{REFH} = V_{CC\_USB} = 2.7$  to  $3.6$  V,  $V_{REFH0} = 2.7$  V to  $AV_{CC0}$   
 $V_{SS} = AV_{SS0} = V_{REFL}/V_{REFL0} = V_{SS\_USB} = 0$  V  
 $PCLK = 8$  to  $50$  MHz  
 $T_a = T_{opr}$   
 High drive output is selected by the drive capacity control register.

| Item       |                                 | Symbol                 | Min. | Max.  | Unit*1      | Test Conditions               |             |
|------------|---------------------------------|------------------------|------|-------|-------------|-------------------------------|-------------|
| Simple SPI | SCK clock cycle output (master) | $t_{SPcyc}$            | 4    | 65536 | $t_{Pcyc}$  | Figure 5.42                   |             |
|            | SCK clock cycle input (slave)   |                        | 8    | 65536 |             |                               |             |
|            | SCK clock high pulse width      | $t_{SPCKWH}$           | 0.4  | 0.6   | $t_{SPcyc}$ |                               |             |
|            | SCK clock low pulse width       | $t_{SPCKWL}$           | 0.4  | 0.6   | $t_{SPcyc}$ |                               |             |
|            | SCK clock rise/fall time        | $t_{SPCKr}, t_{SPCKf}$ | —    | 20    | ns          |                               |             |
|            | Data input setup time           | $t_{SU}$               | 40   | —     | ns          | Figure 5.43 to<br>Figure 5.46 |             |
|            | Data input hold time            | $t_H$                  | 40   | —     | ns          |                               |             |
|            | SS input setup time             | $t_{LEAD}$             | 1    | —     | $t_{SPcyc}$ |                               |             |
|            | SS input hold time              | $t_{LAG}$              | 1    | —     | $t_{SPcyc}$ |                               |             |
|            | Data output delay time          | $t_{OD}$               | —    | 40    | ns          |                               |             |
|            | Data output hold time           | $t_{OH}$               | -10  | —     | ns          |                               |             |
|            | Data rise/fall time             | $t_{Dr}, t_{Df}$       | —    | 20    | ns          |                               |             |
|            | SS input rise/fall time         | $t_{SSLr}, t_{SSLf}$   | —    | 20    | ns          |                               |             |
|            | Slave access time               | $t_{SA}$               | —    | 5     | $t_{Pcyc}$  |                               | Figure 5.46 |
|            | Slave output release time       | $t_{REL}$              | —    | 5     | $t_{Pcyc}$  |                               |             |

Note 1.  $t_{Pcyc}$ : PCLK cycle




Figure 5.36 MTU Clock Input Timing




Figure 5.37 POE# Input Timing




Figure 5.38 8-Bit Timer Clock Input Timing




Figure 5.39 SCK Clock Input Timing

## 5.6 D/A Conversion Characteristics

**Table 5.31 D/A Conversion Characteristics**

Conditions:  $VCC = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $VCC$   
 $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V  
 $T_a = T_{opr}$

| Item                 | Min. | Typ.      | Max.      | Unit       | Test Conditions              |
|----------------------|------|-----------|-----------|------------|------------------------------|
| Resolution           | 10   | 10        | 10        | Bit        |                              |
| Conversion time      | —    | —         | 3.0       | $\mu$ s    | 20-pF capacitive load        |
| Absolute accuracy    | —    | $\pm 2.0$ | $\pm 4.0$ | LSB        | 2-M $\Omega$ resistive load  |
|                      | —    | —         | $\pm 3.0$ | LSB        | 4-M $\Omega$ resistive load  |
|                      | —    | —         | $\pm 2.0$ | LSB        | 10-M $\Omega$ resistive load |
| RO output resistance | —    | 3.6       | —         | k $\Omega$ |                              |

## 5.7 Temperature Sensor Characteristics

**Table 5.32 Temperature Sensor Characteristics**

Conditions:  $VCC = AVCC0 = VREFH = VCC\_USB = 2.7$  to  $3.6$  V,  $VREFH0 = 2.7$  V to  $VCC$   
 $VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0$  V  
 $T_a = T_{opr}$

| Item                              | Min. | Typ.    | Max. | Unit             | Test Conditions |
|-----------------------------------|------|---------|------|------------------|-----------------|
| Relative accuracy                 | —    | $\pm 1$ | —    | $^{\circ}$ C     |                 |
| Temperature slope                 | —    | 4.1     | —    | mV/ $^{\circ}$ C |                 |
| Output voltage (@25 $^{\circ}$ C) | —    | 1.26    | —    | V                |                 |
| Temperature sensor start time     | —    | —       | 30   | $\mu$ s          |                 |
| Sampling time                     | —    | —       | 5    | $\mu$ s          |                 |


### 5.8 Power-on Reset Circuit and Voltage Detection Circuit Characteristics

**Table 5.33 Power-on Reset Circuit and Voltage Detection Circuit Characteristics**

Conditions:  $V_{CC} = AV_{CC0} = V_{REFH} = V_{CC\_USB} = V_{BATT} = 2.7$  to  $3.6$  V,  $V_{REFH0} = 2.7$  V to  $AV_{CC0}$   
 $V_{SS} = AV_{SS0} = V_{REFL}/V_{REFL0} = V_{SS\_USB} = 0$  V  
 $T_a = T_{opr}$

| Item  |                                  | Symbol                                  | Min.          | Typ. | Max. | Unit | Test Conditions |                             |
|---|----------------------------------|---|---------------|------|------|------|-----------------|-----------------------------|
| Voltage detection level                                 | Power-on reset (POR)             | Low power consumption function disabled | $V_{POR}$     | 2.5  | 2.6  | 2.7  | V               | Figure 5.63                 |
|   |                                  | Low power consumption function enabled  |               | 2.0  | 2.35 | 2.7  |                 |                             |
|   | Voltage detection circuit (LVD0) |   | $V_{det0}$    | 2.7  | 2.80 | 2.9  |                 | Figure 5.64                 |
|   | Voltage detection circuit (LVD1) |   | $V_{det1\_A}$ | 2.75 | 2.95 | 3.15 |                 | Figure 5.65                 |
|   | Voltage detection circuit (LVD2) |   | $V_{det2\_A}$ | 2.75 | 2.95 | 3.15 |                 | Figure 5.66                 |
| Internal reset time                                     | Power-on reset time              |   | $t_{POR}$     | —    | 4.6  | —    | ms              | Figure 5.63                 |
|   | LVD0 reset time                  |   | $t_{LVD0}$    | —    | 4.6  | —    |                 | Figure 5.64                 |
|   | LVD1 reset time                  |   | $t_{LVD1}$    | —    | 0.9  | —    |                 | Figure 5.65                 |
|   | LVD2 reset time                  |   | $t_{LVD2}$    | —    | 0.9  | —    |                 | Figure 5.66                 |
| Minimum VCC down time                                   |                                  |   | $t_{V_{OFF}}$ | 200  | —    | —    | $\mu$ s         | Figure 5.63 and Figure 5.64 |
| Response delay time                                     |                                  |   | $t_{det}$     | —    | —    | 200  | $\mu$ s         | Figure 5.63 to Figure 5.66  |
| LVD operation stabilization time (after LVD is enabled) |                                  |   | $T_{d(E-A)}$  | —    | —    | 3    | $\mu$ s         | Figure 5.65 and Figure 5.66 |
| Hysteresis width (LVD1 and LVD2)                        |                                  |   | $V_{LVH}$     | —    | 80   | —    | mV              |                             |

Note: The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels  $V_{POR}$ ,  $V_{det1}$ , and  $V_{det2}$  for the POR/ LVD.



**Figure 5.63 Power-on Reset Timing**


### 5.10 Battery Backup Function Characteristics

**Table 5.35 Battery Backup Function Characteristics**

Conditions:  $V_{CC} = AV_{CC0} = V_{REFH} = V_{CC\_USB} = 2.7$  to  $3.6$  V,  $V_{REFH0} = 2.7$  V to  $AV_{CC0}$ ,  $V_{BATT} = 2.0$  to  $3.6$  V (for products with 100 pins or more),  $V_{BATT} = 2.3$  to  $3.6$  V (for the 64-pin product)  
 $V_{SS} = AV_{SS0} = V_{REFL}/V_{REFL0} = V_{SS\_USB} = 0$  V  
 $T_a = T_{opr}$

| Item  | Symbol            | Min. | Typ. | Max. | Unit    | Test Conditions |
|---|-------------------|------|------|------|---------|-----------------|
| Voltage level for switching to battery backup                                     | $V_{DETBATT}$     | 2.50 | 2.60 | 2.70 | V       | Figure 5.68     |
| Lower-limit $V_{BATT}$ voltage for power supply switching due to VCC voltage drop | $V_{BATT_{SW}}$   | 2.70 | —    | —    |         |                 |
| VCC-off period for starting power supply switching                                | $t_{V_{OFFBATT}}$ | 200  | —    | —    | $\mu s$ |                 |

Note: The VCC-off period for starting power supply switching indicates the period in which VCC is below the minimum value of the voltage level for switching to battery backup ( $V_{DETBATT}$ ).



**Figure 5.68 Battery Backup Function Characteristics**

## 5.11 ROM (Flash Memory for Code Storage) Characteristics

**Table 5.36 ROM (Flash Memory for Code Storage) Characteristics (1)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6V, VREFH0 = 2.7V to AVCC0  
 VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0V  
 Temperature range for the programming/erasure operation: T<sub>a</sub> = T<sub>opr</sub>

| Item                    | Symbol           | min  | typ | max | Unit  | Condition              |
|-------------------------|------------------|------|-----|-----|-------|------------------------|
| Reprogram/erase cycle*1 | N <sub>PEC</sub> | 1000 | —   | —   | Times |                        |
| Data hold time          | t <sub>DRP</sub> | 30*2 | —   | —   | Year  | T <sub>a</sub> = +85°C |

Note 1. Definition of reprogram/erase cycle:

The reprogram/erase cycle is the number of erasing for each block. When the reprogram/erase cycle is n times (n = 1000), erasing can be performed n times for each block. For instance, when 256-byte programming is performed 16 times for different addresses in 4-Kbyte block and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasing is not enabled (overwriting is prohibited).

Note 2. The result obtained from the reliability test.

**Table 5.37 ROM (Flash Memory for Code Storage) Characteristics (2)**

Conditions: VCC = AVCC0 = VREFH = VCC\_USB = 2.7 to 3.6 V, VREFH0 = 2.7 V to AVCC0  
 VSS = AVSS0 = VREFL/VREFL0 = VSS\_USB = 0 V  
 Temperature range for the programming/erasure operation: T<sub>a</sub> = T<sub>opr</sub>

| Item   | Symbol             | FCLK = 4 MHz      |      |       | 20 MHz ≤ FCLK ≤ 50 MHz |      |      | Unit |    |
|--|--------------------|-------------------|------|-------|------------------------|------|------|------|----|
|  |                    | Min.              | Typ. | Max.  | Min.                   | Typ. | Max. |      |    |
| Programming time<br>N <sub>PEC</sub> ≤ 100 times                       | 128 bytes          | t <sub>P128</sub> | —    | 2.8   | 28                     | —    | 1    | 10   | ms |
|  | 4 Kbytes           | t <sub>P4K</sub>  | —    | 63    | 140                    | —    | 23   | 50   | ms |
|  | 16 Kbytes          | t <sub>P16K</sub> | —    | 252   | 560                    | —    | 90   | 200  | ms |
| Programming time<br>N <sub>PEC</sub> > 100 times                       | 128 bytes          | t <sub>P128</sub> | —    | 3.4   | 33.6                   | —    | 1.2  | 12   | ms |
|  | 4 Kbytes           | t <sub>P4K</sub>  | —    | 75.6  | 168                    | —    | 27.6 | 60   | ms |
|  | 16 Kbytes          | t <sub>P16K</sub> | —    | 302.4 | 672                    | —    | 108  | 240  | ms |
| Erasure time<br>N <sub>PEC</sub> ≤ 100 times                           | 4 Kbytes           | t <sub>E4K</sub>  | —    | 50    | 120                    | —    | 25   | 60   | ms |
|  | 16 Kbytes          | t <sub>E16K</sub> | —    | 200   | 480                    | —    | 100  | 240  | ms |
| Erasure time<br>N <sub>PEC</sub> > 100 times                           | 4 Kbytes           | t <sub>E4K</sub>  | —    | 60    | 144                    | —    | 30   | 72   | ms |
|  | 16 Kbytes          | t <sub>E16K</sub> | —    | 240   | 576                    | —    | 120  | 288  | ms |
| Suspend delay time during programming                                  | t <sub>SPD</sub>   | —                 | —    | 400   | —                      | —    | 120  | μs   |    |
| First suspend delay time during erasure<br>(in suspend priority mode)  | t <sub>SESD1</sub> | —                 | —    | 300   | —                      | —    | 120  | μs   |    |
| Second suspend delay time during erasure<br>(in suspend priority mode) | t <sub>SESD2</sub> | —                 | —    | 1.7   | —                      | —    | 1.7  | ms   |    |
| Suspend delay time during erasure<br>(in erasure priority mode)        | t <sub>SEED</sub>  | —                 | —    | 1.7   | —                      | —    | 1.7  | ms   |    |
| FCU reset time   | t <sub>FCUR</sub>  | 35                | —    | —     | 35                     | —    | —    | μs   |    |

## Appendix 1. Package Dimensions

Information on the latest version of the package dimensions or mountings has been displayed in “Packages” on Renesas Electronics Corporation website.




Figure A 177-pin TFLGA (PTLG0177KA-A)