



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	24
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	2K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 17x10b; D/A 1x5b, 1x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	28-VQFN Exposed Pad
Supplier Device Package	28-QFN (6x6)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lf1718-e-ml

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PIC16(L)F1717/8/9

TABLE 3-9: PIC16(L)F1717/8/9 MEMORY MAP, BANK 28-30

	Bank 28		Bank 29		Bank 30
E0Ch	_	E8Ch		F0Ch	_
E0Dh		E8Dh		F0Dh	—
E0Eh	—	E8Eh	—	F0Eh	—
E0Fh	PPSLOCK	E8Fh		F0Fh	CLCDATA
E10h	INTPPS	E90h	RA0PPS	F10h	CLC1CON
E11h	TOCKIPPS	E91h	RA1PPS	F11h	CLC1POL
E12h	T1CKIPPS	E92h	RA2PPS	F12h	CLC1SEL0
E13h	T1GPPS	E93h	RA3PPS	F13h	CLC1SEL1
E14h	CCP1PPS	E94h	RA4PPS	F14h	CLC1SEL2
E15h	CCP2PPS	E95h	RA5PPS	F15h	CLC1SEL3
E16h	_	E96h	RA6PPS	F16h	CLC1GLS0
E17h	COGINPPS	E97h	RA7PPS	F17h	CLC1GLS1
E18h		E98h	RB0PPS	F18h	CLC1GLS2
E19h		E99h	RB1PPS	F19h	CLC1GLS3
EIAN	_	E9An	RB2PPS	FIAN	CLC2CON
E1Bh	_	E9Bh	RB3PPS	F1Bh	CLC2POL
E1Ch		E9Ch	RB4PPS ⁽¹⁾	F1Ch	CLC2SEL0
E1Dh	—	E9Dh	RB5PPS ⁽¹⁾	F1Dh	CLC2SEL1
E1Eh	_	E9Eh	RB6PPS ⁽¹⁾	F1Eh	CLC2SEL2
F1Fh		F9Fh	RB7PPS(1)	F1Fh	CLC2SEL3
E20h	SSPCI KPPS	EA0h	RCOPPS	F20h	CLC2GLS0
F21h	SSPDATPPS	FA1h	RC1PPS	F21h	CI C2GI S1
F22h	SSPSSPPS	FA2h	RC2PPS	F22h	CLC2GLS2
E23h	_	EA3h	RC3PPS	F23h	CLC2GLS3
E24h	RXPPS	EA4h	RC4PPS	F24h	CLC3CON
E25h	CKPPS	EA5h	RC5PPS	F25h	CLC3POL
E26h		EA6h	RC6PPS	F26h	
				- 1 2011	
E2/11			RC/PP3		
E28h	CLCINOPPS	EA8h	RDOPPS()	F28h	CLC3SEL2
E29h	CLCIN1PPS	EA9h	RD1PPS ⁽¹⁾	F29h	CLC3SEL3
E2Ah	CLCIN2PPS	EAAh	RD2PPS ⁽¹⁾	F2Ah	CLC3GLS0
E2Bh	CLCIN3PPS	EABh	RD3PPS ⁽¹⁾	F2Bh	CLC3GLS1
F2Ch		FACh	RD4PPS(1)	F2Ch	CLC3GLS2
E2Dh		EADh		E2Dh	
EZEN		EAEN	RD6PP5(*)	FZEN	CLC4CON
E2Fh		EAFh	RD7PPS()	F2Fh	CLC4POL
E30h		EB0h	RE0PPS ⁽¹⁾	F30h	CLC4SEL0
E31h	_	EB1h	RE1PPS ⁽¹⁾	F31h	CLC4SEL1
E32h	_	EB2h	RE2PPS ⁽¹⁾	F32h	CLC4SEL2
E33h		EB3h	_	F33h	CLC4SEL3
E34h		EB4h		F34h	CLC4GLS0
E35h		EB5h		F35h	CLC4GLS1
E36h		EB6h		F36h	CLC4GLS2
E37h	_	EB7h		F37h	CLC4GLS3
E38h	_	EB8h	_	F38h	_
E39h	_	EB9h	_	F39h	_
E3Ah	_	EBAh	_	F3Ah	_
E3Bh	_	EBBh	_	F3Bh	
E3Ch	—	EBCh	—	F3Ch	
E3Dh		EBDh		F3Dh	
E3Eh	—	EBEh	—	F3Eh	
E3Fh		EBFh		F3Fh	
E40h		EC0h		F40h	
	_		_		_
E6Fh		EEFh		F6Fh	
Legend	: = Unimplem	nented d	ata memory loca	tions, re	ad as '0',
Note 1:	Only available o	n PIC16	(L)F1717/9 devic	ces.	



Quartz

Crystal

Note 1: A series resistor (Rs) may be required for quartz crystals with low drive level. 2: The value of RF varies with the Oscillator mode selected (typically between 2 MΩ to 10 MΩ).

RF⁽²⁾

Sleep

- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
 2: Always verify oscillator performance over the VDD and temperature range that is expected for the application.
 - **3:** For oscillator design assistance, reference the following Microchip Application Notes:
 - AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[®] and PIC[®] Devices" (DS00826)
 - AN849, "Basic PIC[®] Oscillator Design" (DS00849)
 - AN943, "Practical PIC[®] Oscillator Analysis and Design" (DS00943)
 - AN949, "Making Your Oscillator Work" (DS00949)

FIGURE 6-4:

CERAMIC RESONATOR OPERATION (XT OR HS MODE)



6.2.1.3 Oscillator Start-up Timer (OST)

If the oscillator module is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from OSC1. This occurs following a Power-on Reset (POR) and when the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended, unless either FSCM or Two-Speed Start-Up are enabled. In this case, code will continue to execute at the selected INTOSC frequency while the OST is counting. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the oscillator module.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Start-up mode can be selected (see **Section 6.4 "Two-Speed Clock Start-up Mode"**).

6.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 6-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 6-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 6.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

A fast start-up oscillator allows internal circuits to power up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

6.2.2.2 MFINTOSC

The Medium Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 6-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 6-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 6.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.

6.2.2.3 Internal Oscillator Frequency Adjustment

The 500 kHz internal oscillator is factory calibrated. This internal oscillator can be adjusted in software by writing to the OSCTUNE register (Register 6-3). Since the HFINTOSC and MFINTOSC clock sources are derived from the 500 kHz internal oscillator a change in the OSCTUNE register value will apply to both.

The default value of the OSCTUNE register is '0'. The value is a 6-bit two's complement number. A value of 1Fh will provide an adjustment to the maximum frequency. A value of 20h will provide an adjustment to the minimum frequency.

When the OSCTUNE register is modified, the oscillator frequency will begin shifting to the new frequency. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

6.2.2.4 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated 31 kHz internal clock source.

The output of the LFINTOSC connects to a multiplexer (see Figure 6-1). Select 31 kHz, via software, using the IRCF<3:0> bits of the OSCCON register. See Section 6.2.2.7 "Internal Oscillator Clock Switch Timing" for more information. The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF<3:0> bits of the OSCCON register = 000) as the system clock source (SCS bits of the OSCCON register = 1x), or when any of the following are enabled:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired LF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

Peripherals that use the LFINTOSC are:

- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The Low-Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running.

8.0 POWER-DOWN MODE (SLEEP)

The Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

Upon entering Sleep mode, the following conditions exist:

- 1. WDT will be cleared but keeps running, if enabled for operation during Sleep.
- 2. PD bit of the STATUS register is cleared.
- 3. TO bit of the STATUS register is set.
- 4. CPU clock is disabled.
- 5. 31 kHz LFINTOSC is unaffected and peripherals that operate from it may continue operation in Sleep.
- 6. Timer1 and peripherals that operate from Timer1 continue operation in Sleep when the Timer1 clock source selected is:
- LFINTOSC
- T1CKI
- Secondary oscillator
- 7. ADC is unaffected, if the dedicated FRC oscillator is selected.
- 8. I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).
- 9. Resets other than WDT are not affected by Sleep mode.

Refer to individual chapters for more details on peripheral operation during Sleep.

To minimize current consumption, the following conditions should be considered:

- I/O pins should not be floating
- External circuitry sinking current from I/O pins
- Internal circuitry sourcing current from I/O pins
- Current draw from pins with internal weak pull-ups
- Modules using 31 kHz LFINTOSC
- · Modules using secondary oscillator

I/O pins that are high-impedance inputs should be pulled to VDD or VSS externally to avoid switching currents caused by floating inputs.

Examples of internal circuitry that might be sourcing current include modules such as the DAC and FVR modules. See Section 22.0 "Operational Amplifier (OPA) Modules" and Section 14.0 "Fixed Voltage Reference (FVR)" for more information on these modules.

8.1 Wake-up from Sleep

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin, if enabled
- 2. BOR Reset, if enabled
- 3. POR Reset
- 4. Watchdog Timer, if enabled
- 5. Any external interrupt
- 6. Interrupts by peripherals capable of running during Sleep (see individual peripheral for more information)

The first three events will cause a device Reset. The last three events are considered a continuation of program execution. To determine whether a device Reset or wake-up event occurred, refer to **Section 5.12 "Determining the Cause of a Reset"**.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be enabled. Wake-up will occur regardless of the state of the GIE bit. If the GIE bit is disabled, the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is enabled, the device executes the instruction after the SLEEP instruction, the device will then call the Interrupt Service Routine. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0	W-0/0
		Prog	ram Memory	y Control Regist	ter 2		
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	bit	U = Unimpler	nented bit, read	as '0'	
S = Bit can onl	y be set	x = Bit is unkno	own	-n/n = Value a	at POR and BO	R/Value at all c	ther Resets
'1' = Bit is set		'0' = Bit is clea	red				

REGISTER 10-6: PMCON2: PROGRAM MEMORY CONTROL 2 REGISTER

bit 7-0 Flash Memory Unlock Pattern bits

To unlock writes, a 55h must be written first, followed by an AAh, before setting the WR bit of the PMCON1 register. The value written to this register is used to unlock the writes. There are specific timing requirements on these writes.

TABLE 10-3: SUMMARY OF REGISTERS ASSOCIATED WITH FLASH PROGRAM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	90
PMCON1	(1)	CFGS	LWLO	FREE	WRERR	WREN	WR	RD	120
PMCON2	Program Memory Control Register 2								
PMADRL	PMADRL<7:0>								
PMADRH	(1)	(1) PMADRH<6:0>							
PMDATL	PMDATL<7:0>							119	
PMDATH	РМDATH<5:0>							119	

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory. **Note 1:** Unimplemented, read as '1'.

TABLE 10-4: SUMMARY OF CONFIGURATION WORD WITH FLASH PROGRAM MEMORY

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8		_			CLKOUTEN	BOREN	l<1:0>	_	66
CONFIGI	7:0	CP	MCLRE	PWRTE	WD	TE<1:0>	_	FOSC	<1:0>	55
CONFIG2	13:8	_		LVP	DEBUG	LPBOR	BORV	STVREN	PLLEN	57
	7:0	ZCDDIS	_		_		PPS1WAY	WRT<	<1:0>	57

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by Flash program memory.

11.1.4 SLEW RATE CONTROL

The SLRCONA register (Register 11-7) controls the slew rate option for each port pin. Slew rate control is independently selectable for each port pin. When an SLRCONA bit is set, the corresponding port pin drive is slew rate limited. When an SLRCONA bit is cleared, The corresponding port pin drive slews at the maximum rate possible.

11.1.5 INPUT THRESHOLD CONTROL

The INLVLA register (Register 11-8) controls the input voltage threshold for each of the available PORTA input pins. A selection between the Schmitt Trigger CMOS or the TTL compatible thresholds is available. The input threshold is important in determining the value of a read of the PORTA register and also the level at which an interrupt-on-change occurs, if that feature is enabled. See Table 34-4: I/O Ports for more information on threshold levels.

Note: Changing the input threshold selection should be performed while all peripheral modules are disabled. Changing the threshold level during the time a module is active may inadvertently generate a transition associated with an input pin, regardless of the actual voltage level on that pin.

11.1.6 ANALOG CONTROL

The ANSELA register (Register 11-4) is used to configure the Input mode of an I/O pin to analog. Setting the appropriate ANSELA bit high will cause all digital reads on the pin to be read as '0' and allow analog functions on the pin to operate correctly.

The state of the ANSELA bits has no effect on digital output functions. A pin with TRIS clear and ANSEL set will still operate as a digital output, but the Input mode will be analog. This can cause unexpected behavior when executing read-modify-write instructions on the affected port.

Note:	The ANSELA bits default to the Analog
	mode after Reset. To use any pins as
	digital general purpose or peripheral
	inputs, the corresponding ANSEL bits
	must be initialized to '0' by user software.

EXAMPLE 11-1: INITIALIZING PORTA

; This c	; This code example illustrates							
, IUILIS	alizing the P	ORIA register. Ine						
; other	ports are in	itialized in the same						
; manner	· ·							
BANKSEL	PORTA	;						
CLRF	PORTA	;Init PORTA						
BANKSEL	LATA	;Data Latch						
CLRF	LATA	;						
BANKSEL	ANSELA	;						
CLRF	ANSELA	;digital I/O						
BANKSEL	TRISA	;						
MOVLW	B'00111000'	;Set RA<5:3> as inputs						
MOVWF	TRISA	;and set RA<2:0> as						
		;outputs						

11.1.7 PORTA FUNCTIONS AND OUTPUT PRIORITIES

Each PORTA pin is multiplexed with other functions.

Each pin defaults to the PORT latch data after Reset. Other functions are selected with the peripheral pin select logic. See **Section 12.0** "**Peripheral Pin Select (PPS) Module**" for more information.

Analog input functions, such as ADC and comparator inputs are not shown in the peripheral pin select lists. These inputs are active when the I/O pin is set for Analog mode using the ANSELA register. Digital output functions may continue to control the pin when it is in Analog mode.

TABLE 11-7:	SUMMARY OF REGISTERS ASSOCIATED WITH PORTE
-------------	--

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ANSELE ⁽¹⁾	—	—	—	—	—	ANSE2	ANSE1	ANSE0	146
INLVLE	_	_	_	_	INLVLE3	INLVLE2 ⁽¹⁾	INLVLE1 ⁽¹⁾	INLVLE0 ⁽¹⁾	148
LATE ⁽¹⁾	_	_	_	_	_	LATE2	LATE1	LATE0	146
ODCONE ⁽¹⁾	_	_	_	_	_	ODE2	ODE1	ODE0	147
PORTE	_	_	_	_	RE3	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾	145
SLRCONE ⁽¹⁾	_	_	_	_	_	SLRE2	SLRE1	SLRE0	148
TRISE	_	_	_	_	TRISE3	TRISE2 ⁽¹⁾	TRISE1 ⁽¹⁾	TRISE0 ⁽¹⁾	145
WPUE	—	_	—	—	WPUE3	WPUE2 ⁽¹⁾	WPUE1 ⁽¹⁾	WPUE0 ⁽¹⁾	147

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

Note 1: PIC16(L)F1717/9 only.

U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0	U-0
—	—	—	—	IOCEP3	—	—	—
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	mented bit, read	as '0'	
u = Bit is unchanged x = Bit is unknown -n/n = Value at POR		at POR and BOI	R/Value at all o	ther Resets			
'1' = Bit is set		'0' = Bit is clea	ared				
bit 7-4	Unimplemen	ted: Read as '	0'				
bit 3	IOCEP3: Inter	rrupt-on-Chang	e PORTE Po	sitive Edge En	able bits		
	1 = Interrupt-on-Change enabled on the pin for a positive going edge. IOCEFx bit and IOCIF flag w						
	De set up	on detecting al	n eage.	page diated him			
	0 = interrupt	on-Change dis	abled for the a	associated pin			
bit 2-0	Unimplemen	ted: Read as '	0'				

REGISTER 13-10: IOCEP: INTERRUPT-ON-CHANGE PORTE POSITIVE EDGE REGISTER

REGISTER 13-11: IOCEN: INTERRUPT-ON-CHANGE PORTE NEGATIVE EDGE REGISTER

U-0	U-0	U-0	U-0	R/W-0/0	U-0	U-0	U-0
_	_	_	—	IOCEN3	—		_
bit 7							bit 0

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = Bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-4	Unimplemented: Read as '0'
bit 3	IOCEN3: Interrupt-on-Change PORTE Negative Edge Enable bits
	 1 = Interrupt-on-Change enabled on the pin for a negative going edge. IOCEFx bit and IOCIF flag will be set upon detecting an edge.
	0 = Interrupt-on-Change disabled for the associated pin.
bit 2-0	Unimplemented: Read as '0'

17.0 PULSE WIDTH MODULATION (PWM)

The PWM module generates a Pulse-Width Modulated signal determined by the duty cycle, period, and resolution that are configured by the following registers:

- PR2
- T2CON
- PWMxDCH
- PWMxDCL
- PWMxCON

Figure 17-1 shows a simplified block diagram of PWM operation.

Figure 17-2 shows a typical waveform of the PWM signal.





For a step-by-step procedure on how to set up this module for PWM operation, refer to Section 17.1.9 "Setup for PWM Operation Using PWMx Pins".





PIC16(L)F1717/8/9



FIGURE 18-10: HALF-BRIDGE MODE COG OPERATION WITH CCP1 AND PHASE DELAY



FIGURE 18-11: PUSH-PULL MODE COG OPERATION WITH CCP1



25.2 ZCD Logic Output

The ZCD module includes a Status bit, which can be read to determine whether the current source or sink is active. The ZCDxOUT bit of the ZCDxCON register is set when the current sink is active, and cleared when the current source is active. The ZCDxOUT bit is affected by the polarity bit.

25.3 ZCD Logic Polarity

The ZCDxPOL bit of the ZCDxCON register inverts the ZCDxOUT bit relative to the current source and sink output. When the ZCDxPOL bit is set, a ZCDxOUT high indicates that the current source is active, and a low output indicates that the current sink is active.

The ZCDxPOL bit affects the ZCD interrupts. See **Section 25.4 "ZCD Interrupts"**.

25.4 ZCD Interrupts

An interrupt will be generated upon a change in the ZCD logic output when the appropriate interrupt enables are set. A rising edge detector and a falling edge detector are present in the ZCD for this purpose.

The ZCDIF bit of the PIR3 register will be set when either edge detector is triggered and its associated enable bit is set. The ZCDxINTP enables rising edge interrupts and the ZCDxINTN bit enables falling edge interrupts. Both are located in the ZCDxCON register.

To fully enable the interrupt, the following bits must be set:

- ZCDIE bit of the PIE3 register
- ZCDxINTP bit of the ZCDxCON register (for a rising edge detection)
- ZCDxINTN bit of the ZCDxCON register (for a falling edge detection)
- · PEIE and GIE bits of the INTCON register

Changing the ZCDxPOL bit will cause an interrupt, regardless of the level of the ZCDxEN bit.

The ZCDIF bit of the PIR3 register must be cleared in software as part of the interrupt service. If another edge is detected while this flag is being cleared, the flag will still be set at the end of the sequence.

25.5 Correcting for ZCPINV Offset

The actual voltage at which the ZCD switches is the reference voltage at the non-inverting input of the ZCD op amp. For external voltage source waveforms other than square waves this voltage offset from zero causes the zero-cross event to occur either too early or too late. When the waveform is varying relative to Vss then the zero cross is detected too early as the waveform falls and too late as the waveform rises. When the waveform is varying relative to VDD then the zero cross is detected too late as the waveform rises and too early as the waveform falls. The actual offset time can be determined for sinusoidal waveforms with the corresponding equations shown in Equation 25-2.

EQUATION 25-2: ZCD EVENT OFFSET

When External Voltage Source is relative to Vss:

$$T_{offset} = \frac{\operatorname{asin}\left(\frac{Z_{cpinv}}{V_{peak}}\right)}{2\pi \bullet Freq}$$

When External Voltage Source is relative to VDD:

$$T_{offset} = \frac{\operatorname{asin}\left(\frac{VDD - Z_{cpinv}}{V_{peak}}\right)}{2\pi \bullet Freq}$$

This offset time can be compensated for by adding a pull-up or pull-down biasing resistor to the ZCD pin. A pull-up resistor is used when the external voltage source is varying relative to Vss. A pull-down resistor is used when the voltage is varying relative to VDD. The resistor adds a bias to the ZCD pin so that the target external voltage source must go to zero to pull the pin voltage to the ZCPINV switching voltage. The pull-up or pull-down value can be determined with the equations shown in Equation 25-3.

EQUATION 25-3: ZCD PULL-UP/DOWN

When External Signal is relative to Vss:

$$R_{pullup} = \frac{R_{series}(V_{pullup} - Z_{cpinv})}{Z_{cpinv}}$$

When External Signal is relative to VDD:

$$R_{pulldown} = \frac{R_{series}(Z_{cpinv})}{(VDD - Z_{cpinv})}$$

The pull-up and pull-down resistor values are significantly affected by small variations of ZCPINV. Measuring ZCPINV can be difficult, especially when the waveform is relative to VDD. However, by combining Equation 25-2 and Equation 25-3 the resistor value

27.1 Timer1 Operation

The Timer1 module is a 16-bit incrementing counter which is accessed through the TMR1H:TMR1L register pair. Writes to TMR1H or TMR1L directly update the counter.

When used with an internal clock source, the module is a timer and increments on every instruction cycle. When used with an external clock source, the module can be used as either a timer or counter and increments on every selected edge of the external source.

Timer1 is enabled by configuring the TMR1ON and TMR1GE bits in the T1CON and T1GCON registers, respectively. Table 27-1 displays the Timer1 enable selections.

TABLE 27-1:	TIMER1 ENABLE			
	SELECTIONS			

TMR10N	TMR1GE	Timer1 Operation
0	0	Off
0	1	Off
1	0	Always On
1	1	Count Enabled

27.2 Clock Source Selection

The TMR1CS<1:0> and T1OSCEN bits of the T1CON register are used to select the clock source for Timer1. Table 27-2 displays the clock source selections.

27.2.1 INTERNAL CLOCK SOURCE

When the internal clock source is selected, the TMR1H:TMR1L register pair will increment on multiples of Fosc as determined by the Timer1 prescaler.

When the Fosc internal clock source is selected, the Timer1 register value will increment by four counts every instruction clock cycle. Due to this condition, a 2 LSB error in resolution will occur when reading the Timer1 value. To utilize the full resolution of Timer1, an asynchronous input signal must be used to gate the Timer1 clock input.

The following asynchronous sources may be used:

- Asynchronous event on the T1G pin to Timer1 gate
- · C1 or C2 comparator input to Timer1 gate

27.2.2 EXTERNAL CLOCK SOURCE

When the external clock source is selected, the Timer1 module may work as a timer or a counter.

When enabled to count, Timer1 is incremented on the rising edge of the external clock input T1CKI, which can be synchronized to the microcontroller system clock or can run asynchronously.

When used as a timer with a clock oscillator, an external 32.768 kHz crystal can be used in conjunction with the dedicated internal oscillator circuit.

- **Note:** In Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge after any one or more of the following conditions:
 - · Timer1 enabled after POR
 - Write to TMR1H or TMR1L
 - Timer1 is disabled
 - Timer1 is disabled (TMR1ON = 0) when T1CKI is high then Timer1 is enabled (TMR1ON=1) when T1CKI is low.

TABLE 27-2: CLOCK SOURCE SELECTIONS

TMR1CS<1:0>	T1OSCEN	Clock Source
11	х	LFINTOSC
10	0	External Clocking on T1CKI Pin
01	x	System Clock (Fosc)
00	х	Instruction Clock (Fosc/4)

29.4 Register Definitions: CCP Control

U-0 U-0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 R/W-0/0 DCxB<1:0> CCPxM<3:0> ____ bit 7 bit 0 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n/n = Value at POR and BOR/Value at all other Reset u = Bit is unchanged x = Bit is unknown '1' = Bit is set '0' = Bit is cleared bit 7-6 Unimplemented: Read as '0' bit 5-4 DCxB<1:0>: PWM Duty Cycle Least Significant bits Capture mode: Unused Compare mode: Unused PWM mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL. bit 3-0 CCPxM<3:0>: CCPx Mode Select bits 11xx = PWM mode 1011 = Compare mode: Auto-conversion Trigger (sets CCPxIF bit), starts ADC conversion if TRIGSEL = CCPx (see Register 21-3) 1010 = Compare mode: generate software interrupt only 1001 = Compare mode: clear output on compare match (set CCPxIF) 1000 = Compare mode: set output on compare match (set CCPxIF) 0111 = Capture mode: every 16th rising edge 0110 = Capture mode: every 4th rising edge 0101 = Capture mode: every rising edge 0100 = Capture mode: every falling edge 0011 = Reserved 0010 = Compare mode: toggle output on match 0001 = Reserved 0000 = Capture/Compare/PWM off (resets CCPx module)

REGISTER 29-1: CCPxCON: CCPx CONTROL REGISTER

30.5.4 SLAVE MODE 10-BIT ADDRESS RECEPTION

This section describes a standard sequence of events for the MSSP module configured as an I^2C slave in 10-bit Addressing mode.

Figure 30-20 is used as a visual reference for this description.

This is a step by step process of what must be done by slave software to accomplish I^2C communication.

- 1. Bus starts Idle.
- Master sends Start condition; S bit of SSP1STAT is set; SSP1IF is set if interrupt on Start detect is enabled.
- 3. Master sends matching high address with R/\overline{W} bit clear; UA bit of the SSP1STAT register is set.
- 4. Slave sends ACK and SSP1IF is set.
- 5. Software clears the SSP1IF bit.
- 6. Software reads received address from SSP1BUF clearing the BF flag.
- 7. Slave loads low address into SSP1ADD, releasing SCL.
- 8. Master sends matching low address byte to the slave; UA bit is set.

Note: Updates to the SSP1ADD register are not allowed until after the ACK sequence.

- 9. Slave sends ACK and SSP1IF is set.
- **Note:** If the low address does not match, SSP1IF and UA are still set so that the slave software can set SSP1ADD back to the high address. BF is not set because there is no match. CKP is unaffected.
- 10. Slave clears SSP1IF.
- 11. Slave reads the received matching address from SSP1BUF clearing BF.
- 12. Slave loads high address into SSP1ADD.
- Master clocks a data byte to the slave and clocks out the slaves ACK on the 9th SCL pulse; SSP1IF is set.
- 14. If SEN bit of SSP1CON2 is set, CKP is cleared by hardware and the clock is stretched.
- 15. Slave clears SSP1IF.
- 16. Slave reads the received byte from SSP1BUF clearing BF.
- 17. If SEN is set the slave sets CKP to release the SCL.
- 18. Steps 13-17 repeat for each received byte.
- 19. Master sends Stop to end the transmission.

30.5.5 10-BIT ADDRESSING WITH ADDRESS OR DATA HOLD

Reception using 10-bit addressing with AHEN or DHEN set is the same as with 7-bit modes. The only difference is the need to update the SSP1ADD register using the UA bit. All functionality, specifically when the CKP bit is cleared and SCL line is held low are the same. Figure 30-21 can be used as a reference of a slave in 10-bit addressing with AHEN set.

Figure 30-22 shows a standard waveform for a slave transmitter in 10-bit Addressing mode.



FIGURE 31-10: SYNCHRONOUS TRANSMISSION





TABLE 34-4: I/O PORTS

Standard Operating Conditions (unless otherwise stated)

Param.								
No.	Sym.	Characteristic	Min.	Тур.†	Max.	Units	Conditions	
	VIL	Input Low Voltage						
		I/O PORT:						
D034		with TTL buffer	—		0.8	V	$4.5V \leq V\text{DD} \leq 5.5V$	
D034A			—	—	0.15 VDD	V	$1.8V \leq V\text{DD} \leq 4.5V$	
D035		with Schmitt Trigger buffer	—	—	0.2 VDD	V	$2.0V \le V\text{DD} \le 5.5V$	
		with I ² C levels	—	—	0.3 VDD	V		
		with SMBus levels	—	—	0.8	V	$2.7V \le V\text{DD} \le 5.5V$	
D036		MCLR, OSC1 (EXTRC mode)	_	_	0.2 VDD	V	(Note 1)	
D036A		OSC1 (HS mode)	—	—	0.3 VDD	V		
Vi⊢ Input High Voltage								
		I/O ports:						
D040		with TTL buffer	2.0	—	—	V	$4.5V \leq V\text{DD} \leq 5.5V$	
D040A			0.25 VDD + 0.8	—	—	V	$1.8V \leq V\text{DD} \leq 4.5V$	
D041		with Schmitt Trigger buffer	0.8 Vdd	—	—	V	$2.0V \le V\text{DD} \le 5.5V$	
		with I ² C levels	0.7 Vdd	—	—	V		
		with SMBus levels	2.1	—	—	V	$2.7V \leq V\text{DD} \leq 5.5V$	
D042		MCLR	0.8 Vdd	—	—	V		
D043A		OSC1 (HS mode)	0.7 Vdd	—	—	V		
D043B		OSC1 (EXTRC oscillator)	0.9 Vdd	—	—	V	VDD > 2.0V(Note 1)	
IIL Input Leakage Current ⁽²⁾								
D060		I/O Ports	_	± 5	± 125	nA	Vss ≤ VPIN ≤ VDD, Pin at high-impedance, 85°C	
			—	± 5	± 1000	nA	$Vss \le VPIN \le VDD$, Pin at high-impedance, 125°C	
D061		MCLR ⁽³⁾	—	± 5	± 200	nA	$Vss \le VPIN \le VDD$, Pin at high-impedance, 85°C	

These parameters are characterized but not tested.

† Data in "Typ" column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In EXTRC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in EXTRC mode.

2: Negative current is defined as current sourced by the pin.

3: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: Including OSC2 in CLKOUT mode.

PIC16(L)F1717/8/9

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 35-7: IDD, EC Oscillator LP Mode, Fosc = 32 kHz, PIC16LF1717/8/9 Only.



FIGURE 35-8: IDD, EC Oscillator LP Mode, Fosc = 32 kHz, PIC16F1717/8/9 Only.



FIGURE 35-9: IDD, EC Oscillator LP Mode, Fosc = 500 kHz, PIC16LF1717/8/9 Only.



FIGURE 35-10: IDD, EC Oscillator LP Mode, Fosc = 500 kHz, PIC16F1717/8/9 Only.



FIGURE 35-11: IDD Typical, EC Oscillator MP Mode, PIC16LF1717/8/9 Only.



FIGURE 35-12: IDD Maximum, EC Oscillator MP Mode, PIC16LF1717/8/9 Only.

PIC16(L)F1717/8/9

Note: Unless otherwise noted, VIN = 5V, Fosc = 500 kHz, CIN = 0.1 μ F, TA = 25°C.



FIGURE 35-37: IPD, Fixed Voltage Reference (FVR), PIC16LF1717/8/9 Only.



FIGURE 35-38: IPD, Fixed Voltage Reference (FVR), PIC16F1717/8/9 Only.



FIGURE 35-39: IPD, Brown-out Reset (BOR), BORV = 1, PIC16LF1717/8/9 Only.



FIGURE 35-40: IPD, Brown-out Reset (BOR), BORV = 1, PIC16F1717/8/9 Only.



FIGURE 35-41: IPD, LP Brown-out Reset (LPBOR = 0), PIC16LF1717/8/9 Only.



FIGURE 35-42: IPD, LP Brown-out Reset (LPBOR = 0), PIC16F1717/8/9 Only.

36.11 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ[®] security ICs, CAN, IrDA[®], PowerSmart battery management, SEEVAL[®] evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

36.12 Third-Party Development Tools

Microchip also offers a great collection of tools from third-party vendors. These tools are carefully selected to offer good value and unique functionality.

- Device Programmers and Gang Programmers from companies, such as SoftLog and CCS
- Software Tools from companies, such as Gimpel and Trace Systems
- Protocol Analyzers from companies, such as Saleae and Total Phase
- Demonstration Boards from companies, such as MikroElektronika, Digilent[®] and Olimex
- Embedded Ethernet Solutions from companies, such as EZ Web Lynx, WIZnet and IPLogika[®]

28-Lead Plastic Quad Flat, No Lead Package (MM) - 6x6x0.9mm Body [QFN-S] With 0.40 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-124C Sheet 1 of 2