



Welcome to [E-XFL.COM](https://www.e-xfl.com)


What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | ARM® Cortex®-M23 |
| Core Size | 32-Bit Single-Core |
| Speed | 32MHz |
| Connectivity | I ² C, LINbus, SPI, UART/USART |
| Peripherals | Brown-out Detect/Reset, DMA, POR, PWM, WDT |
| Number of I/O | 25 |
| Program Memory Size | 32KB (32K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | 2K x 8 |
| RAM Size | 8K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.62V ~ 3.63V |
| Data Converters | A/D 10x12b; D/A 1x10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 32-VFQFN Exposed Pad |
| Supplier Device Package | 32-VQFN (5x5) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/atsaml11e15a-mu |



Mix-Secure peripherals have always the following registers:

- NONSEC register is a generic register that tells the Non-Secure application which resources inside a Mix-Secure peripheral can be used
- NSCHK register is a register allowing the Non-Secure application to be notified when the security configuration of a Mix-Secure peripheral is being modified during application execution



Important: It is recommended that the Non-Secure application first copy the content of NONSEC register inside NSCHK register, and then enable the NSCHK interrupt flags. Once done, any changes to the NONSEC register by the Secure application will trigger an interrupt so that Non-Secure application can take appropriate actions. This mechanism allows the Secure application to dynamically change the security attribution of a Mix-Secure peripheral and avoid illegal accesses from the Non-Secure application. The interrupt handler should always copy the NONSEC register to NSCHK register before exiting it.

Mix-Secure peripherals can have five type of registers:

- **Non-Secure:** these registers will always be available in both the Secure and Non-Secure aliases
- **Secure:** these registers will never be available in the Non-Secure alias and always available in the Secure alias
- **Write-Secure:** these are registers than can:
 - Be written or read by the Secure application only in the Secure alias
 - Only read by the Non-Secure application in Non-Secure alias. Write is forbidden.
- **Mix-Secure** registers : these ones are used when a resource can be allocated to either the Secure and Non-Secure alias
 - Note that, in some cases, the Mix-Secure properties apply to a bitfield only (like one I/O bit in the PORT peripheral register)
- **Write-Mix-Secure** registers (NVMCTRL peripheral only): these are Mix-Secure registers, which:
 - can be written or read by the Secure application only in the Secure alias
 - can only be read by the Non-Secure application in Non-Secure alias **except** if Non-Secure writes are authorized in NVMCTRL.NONSEC register

16.12.7 Debug Communication Channel 0

Name: DCC0
Offset: 0x0010
Reset: 0x00000000
Property: -

| | | | | | | | | |
|--------|-------------|-----|-----|-----|-----|-----|-----|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | DATA[31:24] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | DATA[23:16] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | DATA[15:8] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | DATA[7:0] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – DATA[31:0] Data

Data register.

16.12.12 Boot Communication Channel 1

Name: BCC1
Offset: 0x0024
Reset: N/A
Property: -

| | | | | | | | | |
|--------|-------------|-----|-----|-----|-----|-----|-----|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | DATA[31:24] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | DATA[23:16] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | DATA[15:8] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | DATA[7:0] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 31:0 – DATA[31:0] Data
 Data register.

SAM L10/L11 Family

MCLK – Main Clock

| CPU Clock Domain | |
|--------------------------------|---------------|
| Peripheral Clock | Default State |
| CLK_BRIDGE_A_AHB | Enabled |
| CLK_BRIDGE_B_AHB | Enabled |
| CLK_BRIDGE_C_AHB | Enabled |
| CLK_CCL_APB | Enabled |
| CLK_DAC_APB | Enabled |
| CLK_DMAC_AHB | Enabled |
| CLK_DSU_AHB | Enabled |
| CLK_DSU_APB | Enabled |
| CLK_EIC_APB | Enabled |
| CLK_EVSYS_APB | Enabled |
| CLK_FREQM_APB | Enabled |
| CLK_GCLK_APB | Enabled |
| CLK_HMATRIXHS_AHB | Enabled |
| CLK_MCLK_APB | Enabled |
| CLK_NVMCTRL_AHB | Enabled |
| CLK_NVMCTRL_APB | Enabled |
| CLK_OPAMP_APB | Enabled |
| CLK_OSCCTRL_APB | Enabled |
| CLK_OSC32CTRL_APB | Enabled |
| CLK_PAC_AHB | Enabled |
| CLK_PAC_APB | Enabled |
| CLK_PORT_APB | Enabled |
| CLK_PM_APB | Enabled |
| CLK_PTC_APB | Enabled |
| CLK_RSTC_APB | Enabled |
| CLK_RTC_APB | Enabled |
| CLK_SERCOM0_APB | Enabled |
| CLK_SERCOM1_APB | Enabled |
| CLK_SERCOM2_APB ⁽¹⁾ | Enabled |
| CLK_SUPC_APB | Enabled |
| CLK_TC0_APB | Enabled |
| CLK_TC1_APB | Enabled |
| CLK_TC2_APB | Enabled |
| CLK_TRAM_AHB | Enabled |
| CLK_WDT_APB | Enabled |

When the APB clock is not provided to a module, its registers cannot be read or written. The module can be re-enabled later by writing the corresponding mask bit to '1'.

A module may be connected to several clock domains (for instance, AHB and APB), in which case it will have several mask bits.

23.8.5 Status

Name: STATUS
Offset: 0x10
Reset: 0x00000100
Property: -

| | | | | | | | | |
|--------|----|----|----|-----------|-----------|-------------------|-------------|------------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | DPLLLDRTO | DPLLLTO | DPLLLCKF | DPLLLCKR |
| Access | | | | | R | R | R | R |
| Reset | | | | | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | | DFLLULPNOLO CK | DFLLULPLOCK | DFLLULPRDY |
| Access | | | | | | R | R | R |
| Reset | | | | | | 0 | 0 | 1 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | OSC16MRDY | | CLKSW | CLKFAIL | XOSCRDY |
| Access | | | | R | | R | R | R |
| Reset | | | | 0 | | 0 | 0 | 0 |

Bit 19 – DPLLLDRTO DPLL Loop Divider Ratio Update Complete

| Value | Description |
|-------|---|
| 0 | DPLL Loop Divider Ratio Update Complete not detected. |
| 1 | DPLL Loop Divider Ratio Update Complete detected. |

Bit 18 – DPLLLTO DPLL Lock Timeout

| Value | Description |
|-------|----------------------------------|
| 0 | DPLL Lock time-out not detected. |
| 1 | DPLL Lock time-out detected. |

Bit 17 – DPLLLCKF DPLL Lock Fall

| Value | Description |
|-------|-----------------------------------|
| 0 | DPLL Lock fall edge not detected. |
| 1 | DPLL Lock fall edge detected. |

Bit 16 – DPLLLCKR DPLL Lock Rise

24.8.1 Interrupt Enable Clear

Name: INTENCLR
Offset: 0x00
Reset: 0x00000000
Property: PAC Write-Protection

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

| | | | | | | | | |
|--------|----|----|----|----|----|---------|----|------------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | CLKFAIL | | XOSC32KRDY |
| Access | | | | | | R/W | | R/W |
| Reset | | | | | | 0 | | 0 |

Bit 2 – CLKFAIL XOSC32K Clock Failure Detection Interrupt Enable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the XOSC32K Clock Failure Interrupt Enable bit, which disables the XOSC32K Clock Failure interrupt.

| Value | Description |
|-------|--|
| 0 | The XOSC32K Clock Failure Detection is disabled. |
| 1 | The XOSC32K Clock Failure Detection is enabled. An interrupt request will be generated when the XOSC32K Clock Failure Detection interrupt flag is set. |

Bit 0 – XOSC32KRDY XOSC32K Ready Interrupt Enable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the XOSC32K Ready Interrupt Enable bit, which disables the XOSC32K Ready interrupt.

| Value | Description |
|-------|--|
| 0 | The XOSC32K Ready interrupt is disabled. |
| 1 | The XOSC32K Ready interrupt is enabled. |

25.8.1 Interrupt Enable Clear

Name: INTENCLR
Offset: 0x00
Reset: 0x00000000
Property: PAC Write-Protection

This register allows the user to disable an interrupt without doing a read-modify-write operation. Changes in this register will also be reflected in the Interrupt Enable Set register (INTENSET).

| | | | | | | | | |
|--------|----|----|----|----|------------|----------|----------|----------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | | | | | | | | |
| Reset | | | | | | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | ULPVREFRDY | VCORERDY | | VREGRDY |
| Access | | | | | R/W | R/W | | R/W |
| Reset | | | | | 0 | 0 | | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | B33SRDY | BOD33DET | BOD33RDY |
| Access | | | | | | R/W | R/W | R/W |
| Reset | | | | | | 0 | 0 | 0 |

Bit 11 – ULPVREFRDY Low Power Voltage Reference Ready Interrupt Enable

Writing a '0' to this bit has no effect.

The ULPVREFRDY bit will clear on a zero-to-one transition of the Low Power Voltage Reference Ready bit in the Status register (STATUS.ULPVREFRDY).

| Value | Description |
|-------|--|
| 0 | The Low Power Ready interrupt is disabled. |
| 1 | The Low Power Ready interrupt is enabled and an interrupt request will be generated when the ULPVREFRDY Interrupt Flag is set. |


Bit 10 – VCORERDY VDDCORE Voltage Ready Interrupt Enable

Writing a '0' to this bit has no effect.

Writing a '1' to this bit will clear the VDDCORE Ready Interrupt Enable bit, which disables the VDDCORE Ready interrupt.

| Value | Description |
|-------|--|
| 0 | The VDDCORE Ready interrupt is disabled. |
| 1 | The VDDCORE Ready interrupt is enabled and an interrupt request will be generated when the VCORERDY Interrupt Flag is set. |

Figure 27-4. RTC Block Diagram (Tamper Detection Use Case)



Related Links

- [27.6.2.3 32-Bit Counter \(Mode 0\)](#)
- [27.6.2.4 16-Bit Counter \(Mode 1\)](#)
- [27.6.2.5 Clock/Calendar \(Mode 2\)](#)
- [27.6.8.4 Tamper Detection](#)

27.4 Signal Description

Table 27-1. Signal Description

| Signal | Description | Type |
|--------------|-------------------------|----------------|
| INn [n=0..4] | Tamper Detection Input | Digital input |
| OUT | Tamper Detection Output | Digital output |

One signal can be mapped to one of several pins.

Related Links

- [4.1 Multiplexed Signals](#)

27.5 Product Dependencies

In order to use this peripheral, other parts of the system must be configured correctly, as described below.

27.5.1 I/O Lines

For more information on I/O configurations, refer to the "RTC Pinout" section.

Related Links: I/O Multiplexing and Considerations

27.5.2 Power Management

The RTC will continue to operate in any sleep mode where the selected source clock is running. The RTC interrupts can be used to wake up the device from sleep modes. Events connected to the event system can trigger other operations in the system without exiting sleep modes. Refer to the *Power Manager* for details on the different sleep modes.

28.10.1 Block Transfer Control

Name: BTCTRL
Offset: 0x00
Property: -

The BTCTRL register offset is relative to (BASEADDR or WRBADDR) + Channel Number * 0x10

| | | | | | | | | |
|--------|---------------|----|----|---------|--------|--------|---------------|---|
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | STEPSIZE[2:0] | | | STEPSEL | DSTINC | SRCINC | BEATSIZE[1:0] | |
| Access | | | | | | | | |
| Reset | | | | | | | | |

| | | | | | | | | |
|--------|---|---|---|---------------|---|-------------|---|-------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | BLOCKACT[1:0] | | EVOSEL[1:0] | | VALID |
| Access | | | | | | | | |
| Reset | | | | | | | | |

Bits 15:13 – STEPSIZE[2:0] Address Increment Step Size

These bits select the address increment step size. The setting apply to source or destination address, depending on STEPSEL setting.

| Value | Name | Description |
|-------|------|--|
| 0x0 | X1 | Next ADDR = ADDR + (Beat size in byte) * 1 |
| 0x1 | X2 | Next ADDR = ADDR + (Beat size in byte) * 2 |
| 0x2 | X4 | Next ADDR = ADDR + (Beat size in byte) * 4 |
| 0x3 | X8 | Next ADDR = ADDR + (Beat size in byte) * 8 |
| 0x4 | X16 | Next ADDR = ADDR + (Beat size in byte) * 16 |
| 0x5 | X32 | Next ADDR = ADDR + (Beat size in byte) * 32 |
| 0x6 | X64 | Next ADDR = ADDR + (Beat size in byte) * 64 |
| 0x7 | X128 | Next ADDR = ADDR + (Beat size in byte) * 128 |

Bit 12 – STEPSEL Step Selection

This bit selects if source or destination addresses are using the step size settings.

| Value | Name | Description |
|-------|------|---|
| 0x0 | DST | Step size settings apply to the destination address |
| 0x1 | SRC | Step size settings apply to the source address |

Bit 11 – DSTINC Destination Address Increment Enable

Writing a '0' to this bit will disable the destination address incrementation. The address will be kept fixed during the data transfer.

Writing a '1' to this bit will enable the destination address incrementation. By default, the destination address is incremented by 1. If the STEPSEL bit is cleared, flexible step-size settings are available in the STEPSIZE register.

| Value | Description |
|-------|--|
| 0 | The Destination Address Increment is disabled. |
| 1 | The Destination Address Increment is enabled. |

SAM L10/L11 Family

EIC – External Interrupt Controller

| Value | Name | Description |
|-------|-------|--------------------------|
| 0x3 | F/16 | EIC clock divided by 16 |
| 0x4 | F/32 | EIC clock divided by 32 |
| 0x5 | F/64 | EIC clock divided by 64 |
| 0x6 | F/128 | EIC clock divided by 128 |
| 0x7 | F/256 | EIC clock divided by 256 |

Writing '1' to a bit will set the corresponding bit in the OUT register, which sets the output drive level high for I/O pins configured as outputs via the Data Direction register (DIR). For pins configured as inputs via Data Direction register (DIR) with pull enabled via the Pull Enable register (PULLEN), these bits will set the input pull direction to an internal pull-up.

| Value | Description |
|-------|--|
| 0 | The corresponding I/O pin in the group will keep its configuration. |
| 1 | The corresponding I/O pin output is driven high, or the input is connected to an internal pull-up. |

32.8.13 Peripheral Multiplexing n

Name: PMUX
Offset: 0x30 + n*0x01 [n=0..15]
Reset: 0x00 except PMUX15 = 0x06
Property: PAC Write-Protection, Mix-Secure



Important: For **SAM L11 Non-Secure** accesses, read and write accesses (RW*) are allowed only if the security attribution for the corresponding I/O pin is set as Non-Secured in the NONSEC register.



Tip: The I/O pins are assembled in pin groups ("PORT groups") with up to 32 pins. Group 0 consists of the PA pins, group 1 is for the PB pins, etc. Each pin group has its own PORT registers, with a 0x80 address spacing. For example, the register address offset for the Data Direction (DIR) register for group 0 (PA00 to PA31) is 0x00, and the register address offset for the DIR register for group 1 (PB00 to PB31) is 0x80.

There are up to 16 Peripheral Multiplexing registers in each group, one for every set of two subsequent I/O lines. The n denotes the number of the set of I/O lines.

| | | | | | | | | |
|--------|------------|-----------|-----------|-----------|------------|-----------|-----------|-----------|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | PMUXO[3:0] | | | | PMUXE[3:0] | | | |
| Access | RW/RW*/RW | RW/RW*/RW | RW/RW*/RW | RW/RW*/RW | RW/RW*/RW | RW/RW*/RW | RW/RW*/RW | RW/RW*/RW |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 7:4 – PMUXO[3:0] Peripheral Multiplexing for Odd-Numbered Pin

These bits select the peripheral function for odd-numbered pins ($2*n + 1$) of a PORT group, if the corresponding PINCFGy.PMUXEN bit is '1'.

Not all possible values for this selection may be valid. For more details, refer to the *I/O Multiplexing and Considerations*.

| PMUXO[3:0] | Name | Description |
|------------|------|--------------------------------|
| 0x0 | A | Peripheral function A selected |
| 0x1 | B | Peripheral function B selected |
| 0x2 | C | Peripheral function C selected |
| 0x3 | D | Peripheral function D selected |
| 0x4 | E | Peripheral function E selected |
| 0x5 | - | Reserved |
| 0x6 | G | Peripheral function G selected |
| 0x7 | H | Peripheral function H selected |

33.7.7 Ready Users

Name: READYUSR
Offset: 0x1C
Reset: 0x0000000F
Property: Mix-Secure



Important: For **SAM L11 Non-Secure** accesses, read accesses (R*) are allowed only if the security attribution for the corresponding channel (CHANNELx) is set as Non-Secured in the NONSECCHAN register.

| | | | | | | | | |
|--------|----|----|----|----|-----------|-----------|-----------|-----------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | | | |
| Access | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | | | | | | | | |
| Access | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | | | | | | | | |
| Access | R | R | R | R | R | R | R | R |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | READYUSR3 | READYUSR2 | READYUSR1 | READYUSR0 |
| Access | R | R | R | R | R/R*/R | R/R*/R | R/R*/R | R/R*/R |
| Reset | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

Bits 0, 1, 2, 3 – READYUSR Ready User for Channel n

This bit is set when all event users connected to channel n are ready to handle incoming events on channel n.

This bit is cleared when at least one of the event users connected to the channel is not ready.

When the event channel n path is asynchronous, this bit is always read zero.

The combined configuration of PORT and the Transmit Data Pinout and Receive Data Pinout bit fields in the Control A register (CTRLA.TXPO and CTRLA.RXPO, respectively) will define the physical position of the USART signals in [Table 35-2](#).

Related Links

[32. PORT - I/O Pin Controller](#)

35.5.2 Power Management

This peripheral can continue to operate in any sleep mode where its source clock is running. The interrupts can wake up the device from sleep modes.

Related Links

[22. PM – Power Manager](#)

35.5.3 Clocks

The SERCOM bus clock (CLK_SERCOMx_APB) can be enabled and disabled in the Main Clock Controller. Refer to *Peripheral Clock Masking* for details and default status of this clock.

A generic clock (GCLK_SERCOMx_CORE) is required to clock the SERCOMx_CORE. This clock must be configured and enabled in the Generic Clock Controller before using the SERCOMx_CORE. Refer to *GCLK - Generic Clock Controller* for details.

This generic clock is asynchronous to the bus clock (CLK_SERCOMx_APB). Therefore, writing to certain registers will require synchronization to the clock domains. Refer to *Synchronization* for further details.

Related Links

[19.6.2.6 Peripheral Clock Masking](#)

[35.6.6 Synchronization](#)

[18. GCLK - Generic Clock Controller](#)

35.5.4 DMA

The DMA request lines are connected to the DMA Controller (DMAC). In order to use DMA requests with this peripheral the DMAC must be configured first. Refer to *DMAC – Direct Memory Access Controller* for details.

Related Links

[28. DMAC – Direct Memory Access Controller](#)

35.5.5 Interrupts

The interrupt request line is connected to the Interrupt Controller. In order to use interrupt requests of this peripheral, the Interrupt Controller (NVIC) must be configured first. Refer to *Nested Vector Interrupt Controller* for details.

35.5.6 Events

Not applicable.

35.5.7 Debug Operation

When the CPU is halted in debug mode, this peripheral will continue normal operation. If the peripheral is configured to require periodical service by the CPU through interrupts or similar, improper operation or data loss may result during debugging. This peripheral can be forced to halt operation during debugging - refer to the Debug Control (DBGCTRL) register for details.

Related Links

Case 1: Address packet accepted – Read flag set

The STATUS.DIR bit is '1', indicating an I²C master read operation. The SCL line is forced low, stretching the bus clock. If an ACK is sent, I²C slave hardware will set the Data Ready bit in the Interrupt Flag register (INTFLAG.DRDY), indicating data are needed for transmit. If a NACK is sent, the I²C slave will wait for a new start condition and address match.

Typically, software will immediately acknowledge the address packet by sending an ACK/NACK bit. The I²C slave Command bit field in the Control B register (CTRLB.CMD) can be written to '0x3' for both read and write operations as the command execution is dependent on the STATUS.DIR bit. Writing '1' to INTFLAG.AMATCH will also cause an ACK/NACK to be sent corresponding to the CTRLB.ACKACT bit.

Case 2: Address packet accepted – Write flag set

The STATUS.DIR bit is cleared, indicating an I²C master write operation. The SCL line is forced low, stretching the bus clock. If an ACK is sent, the I²C slave will wait for data to be received. Data, repeated start or stop can be received.

If a NACK is sent, the I²C slave will wait for a new start condition and address match. Typically, software will immediately acknowledge the address packet by sending an ACK/NACK. The I²C slave command CTRLB.CMD = 3 can be used for both read and write operation as the command execution is dependent on STATUS.DIR.

Writing '1' to INTFLAG.AMATCH will also cause an ACK/NACK to be sent corresponding to the CTRLB.ACKACT bit.

37.6.2.5.2 Receiving Address Packets (SCLSM=1)

When SCLSM=1, the I²C slave will stretch the SCL line only after an ACK, see [Slave Behavioral Diagram \(SCLSM=1\)](#). When the I²C slave is properly configured, it will wait for a start condition to be detected.

When a start condition is detected, the successive address packet will be received and checked by the address match logic.

If the received address is not a match, the packet will be rejected and the I²C slave will wait for a new start condition.

If the address matches, the acknowledge action as configured by the Acknowledge Action bit Control B register (CTRLB.ACKACT) will be sent and the Address Match bit in the Interrupt Flag register (INTFLAG.AMATCH) is set. SCL will be stretched until the I²C slave clears INTFLAG.AMATCH. As the I²C slave holds the clock by forcing SCL low, the software is given unlimited time to respond to the address.

The direction of a transaction is determined by reading the Read/Write Direction bit in the Status register (STATUS.DIR). This bit will be updated only when a valid address packet is received.

If the Transmit Collision bit in the Status register (STATUS.COLL) is set, the last packet addressed to the I²C slave had a packet collision. A collision causes the SDA and SCL lines to be released without any notification to software. The next AMATCH interrupt is, therefore, the first indication of the previous packet's collision. Collisions are intended to follow the SMBus Address Resolution Protocol (ARP).

After the address packet has been received from the I²C master, INTFLAG.AMATCH be set to '1' to clear it.

37.6.2.5.3 Receiving and Transmitting Data Packets

After the I²C slave has received an address packet, it will respond according to the direction either by waiting for the data packet to be received or by starting to send a data packet by writing to DATA.DATA.

37.8.8 Address

Name: ADDR
Offset: 0x24
Reset: 0x00000000
Property: PAC Write-Protection, Enable-Protected

| | | | | | | | | |
|--------|---------------|-----|-----|-----|-----|---------------|-----|--------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| | | | | | | ADDRMASK[9:7] | | |
| Access | | | | | | R/W | R/W | R/W |
| Reset | | | | | | 0 | 0 | 0 |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| | ADDRMASK[6:0] | | | | | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| | TENBITEN | | | | | ADDR[9:7] | | |
| Access | R/W | | | | | R/W | R/W | R/W |
| Reset | 0 | | | | | 0 | 0 | 0 |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | ADDR[6:0] | | | | | | | GENCEN |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bits 26:17 – ADDRMASK[9:0] Address Mask

These bits act as a second address match register, an address mask register or the lower limit of an address range, depending on the CTRLB.AMODE setting.

Bit 15 – TENBITEN Ten Bit Addressing Enable

| Value | Description |
|-------|--------------------------------------|
| 0 | 10-bit address recognition disabled. |
| 1 | 10-bit address recognition enabled. |

Bits 10:1 – ADDR[9:0] Address

These bits contain the I²C slave address used by the slave address match logic to determine if a master has addressed the slave.

When using 7-bit addressing, the slave address is represented by ADDR[6:0].

When using 10-bit addressing (ADDR.TENBITEN=1), the slave address is represented by ADDR[9:0]

When the address match logic detects a match, INTFLAG.AMATCH is set and STATUS.DIR is updated to indicate whether it is a read or a write transaction.

Bit 0 – GENCEN General Call Address Enable

A general call address is an address consisting of all-zeroes, including the direction bit (master write).

38. TC – Timer/Counter

38.1 Overview

There are up to three TC peripheral instances.


Each TC consists of a counter, a prescaler, compare/capture channels and control logic. The counter can be set to count events, or clock pulses. The counter, together with the compare/capture channels, can be configured to timestamp input events or IO pin edges, allowing for capturing of frequency and/or pulse width.

A TC can also perform waveform generation, such as frequency generation and pulse-width modulation.

38.2 Features

- Selectable configuration
 - 8-, 16- or 32-bit TC operation, with compare/capture channels
- 2 compare/capture channels (CC) with:
 - Double buffered timer period setting (in 8-bit mode only)
 - Double buffered compare channel
- Waveform generation
 - Frequency generation
 - Single-slope pulse-width modulation
- Input capture
 - Event / IO pin edge capture
 - Frequency capture
 - Pulse-width capture
 - Time-stamp capture
- One input event
- Interrupts/output events on:
 - Counter overflow/underflow
 - Compare match or capture
- Internal prescaler
- DMA support


Figure 38-4. Normal Frequency Operation



Match Frequency Generation (MFRQ)

For Match Frequency Generation, the period time (T) is controlled by the CC0 register instead of PER or MAX. WO[0] toggles on each update condition.

Figure 38-5. Match Frequency Operation



Normal Pulse-Width Modulation Operation (NPWM)

NPWM uses single-slope PWM generation.

For single-slope PWM generation, the period time (T) is controlled by the TOP value, and CCx controls the duty cycle of the generated waveform output. When up-counting, the WO[x] is set at start or compare match between the COUNT and TOP values, and cleared on compare match between COUNT and CCx register values. When down-counting, the WO[x] is cleared at start or compare match between the COUNT and ZERO values, and set on compare match between COUNT and CCx register values.

The following equation calculates the exact resolution for a single-slope PWM (R_{PWM_SS}) waveform:

$$R_{PWM_SS} = \frac{\log(TOP+1)}{\log(2)}$$

The PWM frequency (f_{PWM_SS}) depends on TOP value and the peripheral clock frequency (f_{GCLK_TC}), and can be calculated by the following equation:

$$f_{PWM_SS} = \frac{f_{GCLK_TC}}{N(TOP+1)}$$

Where N represents the prescaler divider used (1, 2, 4, 8, 16, 64, 256, 1024).

Match Pulse-Width Modulation Operation (MPWM)

In MPWM, the output of WO[1] is depending on CC1 as shown in the figure below. On every overflow/underflow, a one-TC-clock-cycle negative pulse is put out on WO[0] (not shown in the figure).

38.7.2.9 Waveform Generation Control

Name: WAVE
Offset: 0x0C
Reset: 0x00
Property: PAC Write-Protection, Enable-Protected

| | | | | | | | | |
|--------|---|---|---|---|---|---|--------------|-----|
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | WAVEGEN[1:0] | |
| Access | | | | | | | R/W | R/W |
| Reset | | | | | | | 0 | 0 |

Bits 1:0 – WAVEGEN[1:0] Waveform Generation Mode

These bits select the waveform generation operation. They affect the top value, as shown in [38.6.2.6.1 Waveform Output Operations](#). They also control whether frequency or PWM waveform generation should be used. The waveform generation operations are explained in [38.6.2.6.1 Waveform Output Operations](#).

These bits are not synchronized.

| Value | Name | Operation | Top Value | Output Waveform on Match | Output Waveform on Wraparound |
|-------|------|------------------|------------------------|--------------------------|-------------------------------|
| 0x0 | NFRQ | Normal frequency | PER ¹ / Max | Toggle | No action |
| 0x1 | MFRQ | Match frequency | CC0 | Toggle | No action |
| 0x2 | NPWM | Normal PWM | PER ¹ / Max | Set | Clear |
| 0x3 | MPWM | Match PWM | CC0 | Set | Clear |

1) This depends on the TC mode: In 8-bit mode, the top value is the Period Value register (PER). In 16- and 32-bit mode it is the respective MAX value.

SAM L10/L11 Family

Electrical Characteristics

| Symb ol | Parameters | Conditions | | Measurements | | | Unit |
|------------|--------------------------------------|---|-----------------------------|--------------|---------|---------|------|
| | | | | Min | Typ | Max | |
| | | | Vref=3V Vddana=1.6V to 3.6V | - | +/-1.82 | +/-14.9 | |
| | | | Bandgap Reference | - | +/-2.07 | +/-15.8 | |
| | | | Vref=Vddana=1.6V to 3.6V | - | +/-1.82 | +/-15.3 | |
| SFDR | Spurious Free Dynamic Range | Fs = 1MHz / Fin = 13 kHz / Full range Input signal | Vref=2.0V Vddana=3.0V | 58.1 | 70.5 | 77.5 | dB |
| SINAD | Signal to Noise and Distortion ratio | | | 56.7 | 63.4 | 66.5 | |
| SNR | Signal to Noise ratio | | | 56.5 | 64.4 | 67.1 | |
| THD | Total Harmonic Distortion | | | -74.7 | -68.7 | -57.7 | |
| - | Noise RMS | External Reference voltage | | - | 0.42 | - | mV |

Note:

- These are given without any ADC oversampling and decimation features enabled.

Table 46-25. Single-Ended Mode ⁽¹⁾

| Symbol | Parameters | Conditions | | Measurements | | | Unit |
|--------|--------------------------|--------------------------------------|--|--------------|--------|--------|------|
| | | | | Min | Typ | Max | |
| ENOB | Effective Number of bits | Fadc = 1Msps | Vref=2.0V Vddana=3.0V | 8.0 | 9.3 | 9.7 | bits |
| | | | Vref=1.0V Vddana=1.6V to 3.6V | 7.9 | 8.2 | 9.4 | |
| | | | Vref=Vddana=1.6V to 3.6V | 8.6 | 9.2 | 9.9 | |
| | | | Bandgap Reference, Vddana=1.6V to 3.6V | 7.8 | 8.4 | 8.9 | |
| TUE | Total Unadjusted Error | without offset and gain compensation | Vref=2.0V Vddana=3.0V | - | 12 | 63 | LSB |
| INL | Integral Non Linearity | without offset and gain | Vref=2.0V Vddana=3.0V | - | +/-3.4 | +/-8.9 | |