

Welcome to [E-XFL.COM](#)

### Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

### Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

#### Details

Product Status	Active
Core Processor	ARM® Cortex®-A5
Number of Cores/Bus Width	1 Core, 32-Bit
Speed	500MHz
Co-Processors/DSP	Multimedia; NEON™ MPE
RAM Controllers	LPDDR2, DDR3, DRAM
Graphics Acceleration	Yes
Display & Interface Controllers	DCU, GPU, LCD, VideoADC, VIU
Ethernet	10/100Mbps (2)
SATA	-
USB	USB 2.0 OTG + PHY (1)
Voltage - I/O	3.3V
Operating Temperature	-40°C ~ 85°C (TA)
Security Features	ARM TZ, CAAM, HAB, RTIC, Secure JTAG, SNVS, Tamper, TZ ASC, TZ WDOG
Package / Case	364-LFBGA
Supplier Device Package	364-LFBGA (17x17)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mvf50ns151cmk50">https://www.e-xfl.com/product-detail/nxp-semiconductors/mvf50ns151cmk50</a>

## 5 Operating Requirements

### 5.1 Thermal operating requirements

Table 1. Thermal operating requirements

Symbol	Description	Min.	Max.	Unit
T <sub>A</sub>	Ambient temperature	-40	85	°C
T <sub>J</sub>	Junction temperature		105	°C

## 6 General

### 6.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.




Figure 2. Input signal measurement reference

**Table 3. LPREG electrical characteristics  
(continued)**

Parameters	Min	Typ	Max	Unit	Comments
PSRR with 4.7uF output cap					
@ DC @ noload			-40	dB	
@ DC @ full load			-35		
Worst case @ any frequency			-12		

### 6.2.1.3 ULPREG electrical characteristics

**Table 4. ULPREG electrical characteristics**

Parameters	Min	Typ	Max	Unit	Comments
Power supply	3.0	3.3	3.6	V	
Current Consumption	1.88	2.3	2.86	µA	@ no load
	-	610	670	µA	@ full load
Output current capacity			20	mA	DC load current
Output voltage @ no load			1.175	V	
Output voltage @ full load	1.125			V	
PSRR with 500 pF output cap	-20			dB	Worst case at any frequency across corners
@ DC @ noload			-50	dB	
			-37		
			-42		
			-37		
			-15		
Worst case @ any frequency @ any load					

### 6.2.1.4 WBREG electrical characteristics

**Table 5. WBREG electrical characteristics**

Parameters	Min	Typ	Max	Unit	Comments
Power supply	3	3.3	3.6	V	-
Current Consumption	-	2	5	µA	@ no load
	-	2	5	µA	@ full load
Output current capacity	-	1	2	mA	DC load current
Output voltage @ no load		1.4	1.425	V	
Output voltage @ full load	1.375	1.398		V	
Output voltage programmability	1.4	1.4	1.7	V	16 steps of 25 mV each

## 6.2.2 LVD electrical specifications

### 6.2.2.1 Main Supply electrical characteristics

Table 9. LVD\_MAIN supply electrical characteristics

Main Supply LVD Parameters	Min	Typ	Max	Unit	Comments
Power supply	3.0	3.3	3.6	V	
Upper voltage threshold (value @27°C)		2.76	2.915	V	
Lower voltage threshold (value @27°C)	2.656	2.73		V	
Time constant of RC filter at LVD input (0.69*RC)	3.3			μs	3.3 V noise rejection at LVD comparator input

### 6.2.2.2 LVD DIG characteristics

Table 10. LVD DIG electrical specifications [HPREG(RUN MODE) and LPREG(STOP MODE)]

LVD DIG Parameters	Min	Typ	Max	Unit	Comments
Power supply	3.0	3.3	3.6	V	
Upper voltage threshold	1.135	1.16	1.185	V	
Lower voltage threshold	1.105	1.13	1.155	V	
Time constant of RC filter at LVD input	200			ns	1.2V noise rejection at the input of LVD comparator

Table 11. LVD DIG electrical specifications [ULPREG(STANDBY MODE)]

LVD DIG Parameters	Min	Typ	Max	Unit	Comments
Power supply	3.0	3.3	3.6	V	
Upper voltage threshold	1.105	1.13	1.155	V	
Lower voltage threshold	1.075	1.10	1.125	V	
Time constant of RC filter at LVD input	200			ns	1.2V noise rejection at the input of LVD comparator

1.  $V_{id(ac)}$  specifies the input differential voltage  $|V_{tr}-V_{cp}|$  required for switching, where  $V_{tr}$  is the “true” input signal and  $V_{cp}$  is the “complementary” input signal. The Minimum value is equal to  $V_{ih(ac)}-V_{il(ac)}$ .
2. The typical value of  $V_{ix(ac)}$  is expected to be about  $0.5 \cdot ovdd$ , and  $V_{ix(ac)}$  is expected to track variation of  $ovdd$ .  $V_{ix(ac)}$  indicates the voltage at which differential input signal must cross.

**Table 27. DDR3 mode AC Electrical characteristics**

Symbol	Parameter	Test condition	Min	Max	Unit	Notes
$V_{ih(ac)}$	AC input logic high	relative to ovdd/2	$V_{ref}+0.175$	$ovdd$	V	Note that the JEDEC JESD79_3E specification supersedes any specification in this document
$V_{il(ac)}$	AC input logic low		$ovss$	$V_{ref}-0.175$	V	
$V_{idh(ac)}^1$	AC differential input high voltage		0.35	-	V	
$V_{idl(ac)}^1$	AC differential input low voltage		0.35		V	
$V_{ix(ac)}^2$	AC differential input crosspoint voltage		$V_{ref}-0.15$	$V_{ref}+0.15$	V	
$V_{peak}$	Over/undershoot peak			0.4	V	
$V_{area}$	Over/undershoot area (above ovdd or below ovss)			0.5	$V^*ns$	
$t_{sr}$	Single output slew rate		0.4	2	$V/ns$	
$t_{skd}$	Skew between pad rise/fall asymmetry + skew cased by SSN			0.2	ns	

1.  $V_{id(ac)}$  specifies the input differential voltage  $|V_{tr}-V_{cp}|$  required for switching, where  $V_{tr}$  is the “true” input signal and  $V_{cp}$  is the “complementary” input signal. The Minimum value is equal to  $V_{ih(ac)}-V_{il(ac)}$ .
2. The typical value of  $V_{ix(ac)}$  is expected to be about  $0.5 \cdot ovdd$ , and  $V_{ix(ac)}$  is expected to track variation of  $ovdd$ .  $V_{ix(ac)}$  indicates the voltage at which differential input signal must cross.

## 8 Power supplies and sequencing

### 8.1 Power sequencing

**Table 28. Power sequencing**

Power Supply (PKG Level)	Board Level Power Nets	Parameters	Power Order	Comment
VBAT	VBAT	Battery supply in case of LDOIN fails	NA	

Table continues on the next page...

**Table 28. Power sequencing (continued)**

Power Supply (PKG Level)	Board Level Power Nets	Parameters	Power Order	Comment
VDD33_LDOIN	VDD33	LDO input supply (LDO1P1, LDO2P5, LDO1P1_RTC)	1	VDD33_LDOIN, VDDREG and VDD33 should come from a common supply source (represented as 3.3V SMPS in the <a href="#">Figure 4</a> )
VDDREG	VDD33	Device PMU regulator and External ballast supply	1	
VDD33	VDD33	GPIO 3.3V IO supply, LCD Supply	1	
SDRAMC_VDD1P5	SDRAMC_VDD1P5	1.2/1.5 DDR Main IO supply	NA	In case the Ballast transistor's collector is connected to the 1.5V DRAM supply (instead of the 3.3V supply), turn this 1.5V supply on before turning on the 3.3V.
VDDA33_ADC	VDDA33_ADC	3.3V supply for ADC, DAC and IO segment	1	
VREFH_ADC	VREFH_ADC	High Reference of ADC, DAC	1	
VDDA33_AFE	VDDA33_AFE	3.3V supply of AFE (Video ADC)	1	
VDD12_AFE	VDD	1.2V supply for AFE (Video ADC)	2	
FA_VDD	VDD	Shorted with VDD at Board Level in 364BGA (Test pin only)	NA	
VDD	VDD	1.2V core supply from External ballast	2	
USB0_VBUS 1	USB_VBUS	VBUS supply for USB	NA	
USB1_VBUS 2	USB_VBUS	VBUS supply for USB	NA	

1. Power sequencing of USB0\_VBUS is independent of any other power supply.
2. Power sequencing of USB1\_VBUS is independent of any other power supply.

### NOTE

NA stands for no sequencing needs, for example, the supply can come in any order.

### NOTE

All supplies grouped together e.g. 1,2, others. These have no power sequencing restriction in between them.

### NOTE

If none of the SDRAMC pins are connected on the board, the SDRAMC supply could be left floating.

### NOTE

At power up, 1.2V supply will follow 3.3V supply. At power down, it should be checked that 1.2V falls before 3.3V.

### NOTE

The standby current on USBx\_VBUS is 300 - 500 uA. This is well below the 2.5 mA limit set by the USB 2.0 specification.

This supply will be ON for applications that need to monitor the USB bus during standby. This supply can be turned-off during standby in applications that cannot tolerate the standby current and do not monitor the USB bus.

## 8.2 Power supply




Figure 4. Power supply

### NOTE

VBAT is the battery supply. If not required, then VBAT should be tied to VDDREG.

Module	Name	Recommendation if Unused
USB	USB_DCAP, USB0_VBUS, USB1_VBUS	Connect USBx_VBUS and USB_DCAP together and tie to ground through a 10K ohm resistor. Do NOT tie directly to ground, latch-up risk.
	USB0_GND, USB1_GND	Ground
	USB0_VBUS_DETECT, USB1_VBUS_DETECT	Float
	USB0_DM, USB0_DP, USB1_DM, USB1_DP	Float
Video ADC	VDDA33_AFE	3.3V or Float
	VDD12_AFE	1.2V or Float
	VADC_AFE_BANDGAP	Float
	VADCSE0, VADCSE1, VADCSE2, VADCSE3	Ground or Float

## 9 Peripheral operating requirements and behaviours

### 9.1 Analog

#### 9.1.1 12-bit ADC electrical characteristics

##### 9.1.1.1 12-bit ADC operating conditions

Table 31. 12-bit ADC Operating Conditions


Characteristic	Conditions	Symb	Min	Typ <sup>1</sup>	Max	Unit	Comment
Supply voltage	Absolute	$V_{DDAD}$	2.5	-	3.6	V	-
	Delta to $V_{DDAD}$ ( $VDD - VDDAD$ ) <sup>2</sup>	$\Delta VDDAD$	-100	0	100	mV	-
Ground voltage	Delta to $V_{SSAD}$ ( $VSS - VSSAD$ ) <sup>2</sup>	$\Delta VSSAD$	-100	0	100	mV	-
Ref Voltage High	-	$V_{REFH}$	1.5	$V_{DDAD}$	$V_{DDAD}$	V	-
Ref Voltage Low	-	$V_{REFL}$	$V_{SSAD}$	$V_{SSAD}$	$V_{SSAD}$	V	-
Input Voltage	-	$V_{ADIN}$	$V_{REFL}$	-	$V_{REFH}$	V	-
Input Capacitance	8/10/12 bit modes	$C_{ADIN}$	-	1.5	2	pF	-
Input Resistance	ADLPC=0, ADHSC=1	$R_{ADIN}$	-	5	7	kohms	-
	ADLPC=0, ADHSC=0		-	12.5	15	kohms	-
	ADLPC=1, ADHSC=0		-	25	30	kohms	-

Table continues on the next page...

**Table 31. 12-bit ADC Operating Conditions (continued)**

Characteristic	Conditions	Symb	Min	Typ 1	Max	Unit	Comment
Analog Source Resistance	12 bit mode $f_{ADCK} = 40\text{MHz}$ ADLSMP=0, ADSTS=10, ADHSC=1	$R_{AS}$	-	-	1	kohms	$T_{\text{samp}}=150\text{ ns}$
R <sub>AS</sub> depends on Sample Time Setting (ADLSMP, ADSTS) and ADC Power Mode (ADHSC, ADLPC). See charts for Minimum Sample Time vs R <sub>AS</sub>							
ADC Conversion Clock Frequency	ADLPC=0, ADHSC=1 12 bit mode	$f_{ADCK}$	4	-	40	MHz	-
	ADLPC=0, ADHSC=0 12 bit mode		4	-	30	MHz	-
	ADLPC=1, ADHSC=0 12 bit mode		4	-	20	MHz	-

1. Typical values assume VDDAD = 3.3 V, Temp = 25°C,  $f_{ADCK}=20\text{ MHz}$  unless otherwise stated. Typical values are for reference only and are not tested in production.
2. DC potential difference

**Figure 5. 12-bit ADC Input Impedance Equivalency Diagram**




Figure 15. Horizontal sync timing




Figure 16. Vertical sync pulse


### 9.2.1.3 Interface to TFT LCD panels—access level

This section provides the access level timing parameters of the LCD interface.

Table 37. LCD Interface Timing Parameters 1, 2, 3—Access Level

Symbol	Description	Min	Max	Unit
$t_{CKP}$	Pixel Clock Period	11.2	—	ns
$t^{DV}_{H}$	TFT interface data valid after pixel clock	—	4.4	ns
$t^{DV}_{V}$	TFT interface HSYNC valid after pixel clock	—	4.4	ns
$t^{DV}_{D}$	TFT interface VSYNC valid after pixel clock	—	4.4	ns
$t^{DV}_{DE}$	TFT interface DE valid after pixel clock	—	4.4	ns
$t^{HO}$	TFT interface output hold time for data and control bits	0	—	ns
	Relative skew between the data bits	—	4.4	ns

1. The characteristics in this table are based on the assumption that data is output at +ve edge and displays latch data on -ve edge



**Figure 32. QuadSPI Input/Read timing (DDR mode)**

### NOTE

- The numbers are for a setting of 0x1 in register QuadSPI\_SMPR[DDRSMP]
- Read frequency calculations should be:  $SCK/2 > (\text{flash access time}) + \text{Setup (Tis)} - (\text{QuadSPI_SMPR[DDRSMP]}) \times SCK/4$
- Frequency calculator guideline (Max read frequency):  $SCK/2 > (\text{Flash access time})_{\text{max}} + (\text{Tis})_{\text{max}} - (\text{QuadSPI_SMPR[DDRSMP]}) \times SCK/4$
- Hold timing:  $\text{flash\_access (min)} + \text{flash\_data\_valid (min)} > SCK/2 + \text{HOLD(Tih)} + (\text{QuadSPI_SMPR[DDRSMP]}) \times SCK/4$
- A negative time indicates the actual capture edge inside the device is earlier than clock appearing at pad.

**Table 50. QuadSPI Input/Read timing (DDR mode)**

Symbol	Parameter	Value		Unit
		Min	Max	
T <sub>is</sub>	Setup time for incoming data	6.4	—	ns
T <sub>ih</sub>	Hold time requirement for incoming data	-3.0	—	ns


### NOTE

## 9.6 Communication interfaces

### 9.6.1 DSPI timing specifications

**Table 60. DSPI timing**

No.	Symbol	Characteristic	Condition	Min	Max	Unit
1	$t_{SCK}$	SCK Cycle Time	—	$t_{SYS} * 2$	—	ns
4	$t_{SDC}$	SCK Clock Pulse Width	—	40%	60%	$t_{SCK}$
2	$t_{CSC}$	CS to SCK Delay	Master	16	—	ns
3	$t_{ASC}$	After SCK Delay	Master	16	—	ns
5	$t_A$	Slave Access Time (SS active to SOUT driven)	Slave	—	15	ns
6	$t_{DI}$	Slave Disable Time (SS inactive to SOUT High-Z or invalid)	Slave	—	10	ns
9	$t_{SUI}$	Data Setup Time for Inputs	Master	9	—	ns
			Slave	4	—	
10	$t_{HI}$	Data Hold Time for Inputs	Master	0	—	ns
			Slave	2	—	
11	$t_{DV}$	Data Valid (after SCK edge) for Outputs	Master	—	5	ns
			Slave	—	10	
12	$t_{HO}$	Data Hold Time for Outputs	Master	0	—	ns
			Slave	0	—	



**Figure 57. Trace data specifications**

## 10 Thermal attributes

### 10.1 Thermal attributes

Board type	Symbol	Description	176LQFP	Unit	Notes
Single-layer (1s)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	50	°C/W	<a href="#">1, 2</a>
Four-layer (2s2p)	$R_{\theta JA}$	Thermal resistance, junction to ambient (natural convection)	32	°C/W	<a href="#">1, 3</a>
Single-layer (1s)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	40	°C/W	<a href="#">1, 3</a>
Four-layer (2s2p)	$R_{\theta JMA}$	Thermal resistance, junction to ambient (200 ft./min. air speed)	25	°C/W	<a href="#">1, 3</a>
—	$R_{\theta JB}$	Thermal resistance, junction to board	21	°C/W	<a href="#">4</a>
—	$R_{\theta JCtop}$	Thermal resistance, junction to case top	12	°C/W	<a href="#">5</a>
—	$\Psi_{JT}$	Thermal characterization parameter, junction	3	°C/W	<a href="#">6</a>

364 MAP BGA	176 LQFP	Pin Name	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	EzPort
Y19	89	PTD3		PTD3	QSPI0_A_DATA2	SCI2_CTS	SPI1_PCS2	FB_AD12	SPDIF_PLOCK			
W19	90	PTD4		PTD4	QSPI0_A_DATA1		SPI1_PCS1	FB_AD11	SPDIF_SRCLK			
W20	91	PTD5		PTD5	QSPI0_A_DATA0		SPI1_PCS0	FB_AD10				
V20	92	PTD6		PTD6	QSPI0_A_DQS		SPI1_SIN	FB_AD9				
V19	93	PTD7		PTD7	QSPI0_B_SCK		SPI1_SOUT	FB_AD8				
U17	94	PTD8		PTD8	QSPI0_B_CS0	FB_CLKOUT	SPI1_SCK	FB_AD7				
U18	97	PTD9		PTD9	QSPI0_B_DATA3	SPI3_PCS1		FB_AD6		SAI1_TX_SYNC	DCU1_B0	
U20	98	PTD10		PTD10	QSPI0_B_DATA2	SPI3_PCS0		FB_AD5			DCU1_B1	
T20	99	PTD11		PTD11	QSPI0_B_DATA1	SPI3_SIN		FB_AD4				
T19	100	PTD12		PTD12	QSPI0_B_DATA0	SPI3_SOUT		FB_AD3				
T18	101	PTD13		PTD13	QSPI0_B_DQS	SPI3_SCK		FB_AD2				
A19	141	PTB23		PTB23	SAI0_TX_BCLK	SCI1_TX		FB_MUXED_ALE	FB_TS_b	SCI3 RTS	DCU1_G3	
A18	142	PTB24		PTB24	SAI0_RX_BCLK	SCI1_RX		FB_MUXED_TSIZ0	NF_WE_b	SCI3_CTS	DCU1_G4	
B17	149	PTB25		PTB25	SAI0_RX_DATA	SCI1_RTS		FB_CS1_b	NF_CE0_b		DCU1_G5	
A17	150	PTB26	RCON21	PTB26	SAI0_TX_DATA	SCI1_CTS	RCON21	FB_CS0_b	NF_CE1_b		DCU1_G6	
U8	57	PTB27	RCON22	PTB27	SAI0_RX_SYNC		RCON22	FB_OE_b	FB_MUXED_TBST_b	NF_RE_b	DCU1_G7	
A16	151	PTB28	RCON23	PTB28	SAI0_TX_SYNC		RCON23	FB_RW_b			DCU1_B6	
D16	153	PTC26	RCON24	PTC26	SAI1_TX_BCLK	SPI0_PCS5	RCON24	FB_TA_b	NF_RB_b		DCU1_B7	
E16	154	PTC27	RCON25	PTC27	SAI1_RX_BCLK	SPI0_PCS4	RCON25	FB_BE3_b	FB_CS3_b	NF_ALE	DCU1_B2	
E15	155	PTC28	RCON26	PTC28	SAI1_RX_DATA	SPI0_PCS3	RCON26	FB_BE2_b	FB_CS2_b	NF_CLE	DCU1_B3	
C16	152	PTC29	RCON27	PTC29	SAI1_TX_DATA	SPI0_PCS2	RCON27	FB_BE1_b	FB_MUXED_TSIZ1		DCU1_B4	
T8	58	PTC30	RCON28	PTC30	SAI1_RX_SYNC	SPI1_PCS2	RCON28	FB_MUXED_BE0_b	FB_TSIZ0	ADC0_SE5	DCU1_B5	
W5	42	PTC31	RCON29	PTC31	SAI1_TX_SYNC		RCON29			ADC1_SE5	DCU1_B6	

**Table 75. GPIO versus Pins (continued)**

GPIO	In GPIO module	Corresponding Pin on the chip	IOMUX register name	IOMUX register address
GPIO[1]	PORT0[1]	PTA8	IOMUXC_PTA8	40048004
GPIO[2]	PORT0[2]	PTA9	IOMUXC_PTA9	40048008
GPIO[3]	PORT0[3]	PTA10	IOMUXC_PTA10	4004800C
GPIO[4]	PORT0[4]	PTA11	IOMUXC_PTA11	40048010
GPIO[5]	PORT0[5]	PTA12	IOMUXC_PTA12	40048014
GPIO[6]	PORT0[6]	PTA16	IOMUXC_PTA16	40048018
GPIO[7]	PORT0[7]	PTA17	IOMUXC_PTA17	4004801C
GPIO[8]	PORT0[8]	PTA18	IOMUXC_PTA18	40048020
GPIO[9]	PORT0[9]	PTA19	IOMUXC_PTA19	40048024
GPIO[10]	PORT0[10]	PTA20	IOMUXC_PTA20	40048028
GPIO[11]	PORT0[11]	PTA21	IOMUXC_PTA21	4004802C
GPIO[12]	PORT0[12]	PTA22	IOMUXC_PTA22	40048030
GPIO[13]	PORT0[13]	PTA23	IOMUXC_PTA23	40048034
GPIO[14]	PORT0[14]	PTA24	IOMUXC_PTA24	40048038
GPIO[15]	PORT0[15]	PTA25	IOMUXC_PTA25	4004803C
GPIO[16]	PORT0[16]	PTA26	IOMUXC_PTA26	40048040
GPIO[17]	PORT0[17]	PTA27	IOMUXC_PTA27	40048044
GPIO[18]	PORT0[18]	PTA28	IOMUXC_PTA28	40048048
GPIO[19]	PORT0[19]	PTA29	IOMUXC_PTA29	4004804C
GPIO[20]	PORT0[20]	PTA30	IOMUXC_PTA30	40048050
GPIO[21]	PORT0[21]	PTA31	IOMUXC_PTA31	40048054
GPIO[22]	PORT0[22]	PTB0	IOMUXC_PTBO	40048058
GPIO[23]	PORT0[23]	PTB1	IOMUXC_PTBI	4004805C
GPIO[24]	PORT0[24]	PTB2	IOMUXC_PTBI2	40048060
GPIO[25]	PORT0[25]	PTB3	IOMUXC_PTBI3	40048064
GPIO[26]	PORT0[26]	PTB4	IOMUXC_PTBI4	40048068
GPIO[27]	PORT0[27]	PTB5	IOMUXC_PTBI5	4004806C
GPIO[28]	PORT0[28]	PTB6	IOMUXC_PTBI6	40048070
GPIO[29]	PORT0[29]	PTB7	IOMUXC_PTBI7	40048074
GPIO[30]	PORT0[30]	PTB8	IOMUXC_PTBI8	40048078
GPIO[31]	PORT0[31]	PTB9	IOMUXC_PTBI9	4004807C
GPIO[32]	PORT1[0]	PTB10	IOMUXC_PTBI10	40048080
GPIO[33]	PORT1[1]	PTB11	IOMUXC_PTBI11	40048084
GPIO[34]	PORT1[2]	PTB12	IOMUXC_PTBI12	40048088
GPIO[35]	PORT1[3]	PTB13	IOMUXC_PTBI13	4004808C
GPIO[36]	PORT1[4]	PTB14	IOMUXC_PTBI14	40048090
GPIO[37]	PORT1[5]	PTB15	IOMUXC_PTBI15	40048094
GPIO[38]	PORT1[6]	PTB16	IOMUXC_PTBI16	40048098
GPIO[39]	PORT1[7]	PTB17	IOMUXC_PTBI17	4004809C

Table continues on the next page...

**Table 75. RGPIO versus Pins (continued)**

RGPIO	In GPIO module	Corresponding Pin on the chip	IOMUX register name	IOMUX register address
GPIO[118]	PORT3[22]	PTE13	IOMUXC_PTE13	400481D8
GPIO[119]	PORT3[23]	PTE14	IOMUXC_PTE14	400481DC
GPIO[120]	PORT3[24]	PTE15	IOMUXC_PTE15	400481E0
GPIO[121]	PORT3[25]	PTE16	IOMUXC_PTE16	400481E4
GPIO[122]	PORT3[26]	PTE17	IOMUXC_PTE17	400481E8
GPIO[123]	PORT3[27]	PTE18	IOMUXC_PTE18	400481EC
GPIO[124]	PORT3[28]	PTE19	IOMUXC_PTE19	400481F0
GPIO[125]	PORT3[29]	PTE20	IOMUXC_PTE20	400481F4
GPIO[126]	PORT3[30]	PTE21	IOMUXC_PTE21	400481F8
GPIO[127]	PORT3[31]	PTE22	IOMUXC_PTE22	400481FC
GPIO[128]	PORT4[0]	PTE23	IOMUXC_PTE23	40048200
GPIO[129]	PORT4[1]	PTE24	IOMUXC_PTE24	40048204
GPIO[130]	PORT4[2]	PTE25	IOMUXC_PTE25	40048208
GPIO[131]	PORT4[3]	PTE26	IOMUXC_PTE26	4004820C
GPIO[132]	PORT4[4]	PTE27	IOMUXC_PTE27	40048210
GPIO[133]	PORT4[5]	PTE28	IOMUXC_PTE28	40048214
GPIO[134]	PORT4[6]	PTA7	IOMUXC_PTA7	40048218

## 12.2.2 Special Signal

**Table 76. Special Signal Considerations**

Special Signal	Comments
DDR_VREF	When using DDR_VREF with DDR I/O, the nominal reference voltage must be half of the SDRAMC_VDD1P5 supply. The user must tie DDR_VREF to a precision external resistor divider. Shunt each resistor with a closely-mounted 0.1 $\mu$ F capacitor.
DDR_ZQ	DRAM calibration resistor 240 $\Omega$ 1% used as reference during DRAM output buffer driver calibration should be connected between this pad and GND
DECAP_V25_LDO_OUT	DCAP_V25_LDO_OUT can be tied to SDRAMC_VDD2P5 to provide the predriver supply for the DDR I/O segment. SDRAMC_VDD1P5 requires an external regulated supply. If SDRAMC_VDD2P5 uses an external 2.5V supply, do NOT tie it to DCAP_V25_LDO_OUT.
EXT_POR, TEST	Factory use only, tie to ground..
EXT_TAMPER0, EXT_TAMPER1, EXT_TAMPER2, EXT_TAMPER3, EXT_TAMPER4, EXT_TAMPER5	Security related tamper detection inputs, if not in use they must be tied to ground.
FA_VDD	Factory use only, tie to VDD.

*Table continues on the next page...*

**Table 76. Special Signal Considerations (continued)**

Special Signal	Comments
JTCLK, JTDI, JTDO, JTMS	For JTAG the use of external resistors is unnecessary. However, if external resistors are used, the user must ensure that the on-chip pull-up/down configuration is matched. For example, do not use an external pull down on an input that has on-chip pull-up. JTDO is configured with a keeper circuit such that the floating condition is eliminated if an external pull resistor is not present. An external pull resistor on JTDO is detrimental and should be avoided.
LVDS0N, LVDS0P	Not recommended for application use, intended for clock observation purposes during debug only.
RESETB/RESET_OUT	Active low input used to generate a system wide reset (except the SRTC). A glitch filter is included to help prevent unexpected resets, a minimum pulse width of 125 nsecs is required to guarantee a reset is detected.
XTAL, EXTAL	A 24.0 MHz fundamental mode crystal should be connected between XTAL and EXTAL. The crystal must be rated for a drive level of 250 $\mu$ W or higher. An ESR (equivalent series resistance) of 80 $\Omega$ or less is recommended. This clock is used as a reference for USB, so there are strict frequency tolerance and jitter requirements. The crystal can be eliminated if an external 24 MHz oscillator is available in the system. In this case, XTAL must be directly driven by the external oscillator and EXTAL floated. The XTAL signal level must swing from ~0.8 x DECAP_V11_LDO_OUT to ~0.2 V.
XTAL32, EXTAL32	If the user wishes to configure XTAL32 and EXTAL32 as an RTC oscillator, a 32.768 kHz crystal, ( $\leq$ 50 k $\Omega$ ESR, 10 pF load) should be connected between XTAL32 and EXTAL32. Keep in mind the capacitors implemented on either side of the crystal are about twice the crystal load capacitor. To hit the exact oscillation frequency, the board capacitors need to be reduced to account for board and chip parasitics. The integrated oscillation amplifier is self biasing, but relatively weak. Care must be taken to limit parasitic leakage from XTAL32 and EXTAL32 to either power or ground ( $>100$ M $\Omega$ ). This will debias the amplifier and cause a reduction of startup margin. Typically XTAL32 and EXTAL32 should bias to approximately 0.5 V. If it is desired to feed an external low frequency clock into XTAL32 the EXTAL32 pin should be left floating or driven with a complimentary signal. The logic level of this forcing clock should not exceed DECAP_V11_LDO_OUT level and the frequency should be <100 kHz under typical conditions. In the case where the SIRC is used, it is recommended to connect XTAL32 to ground and leave EXTAL32 floating.

**Table 78. Functional Assignment Pins  
(continued)**

Signal Name	364 MAP BGA	176 LQFP (F-series ONLY)	Power Group	Pad Type	Default Mode (Reset)	Default Function	Input/Output	Value
DDR_A[0]	C7	—	SDRAMC_VDD2P5	DDR	—	DDR_A[0]	—	—
DDR_A[1]	C11	—	SDRAMC_VDD2P5	DDR	—	DDR_A[1]	—	—
DDR_A[2]	A8	—	SDRAMC_VDD2P5	DDR	—	DDR_A[2]	—	—
DDR_A[3]	B7	—	SDRAMC_VDD2P5	DDR	—	DDR_A[3]	—	—
DDR_A[4]	A6	—	SDRAMC_VDD2P5	DDR	—	DDR_A[4]	—	—
DDR_A[5]	B6	—	SDRAMC_VDD2P5	DDR	—	DDR_A[5]	—	—
DDR_A[6]	A9	—	SDRAMC_VDD2P5	DDR	—	DDR_A[6]	—	—
DDR_A[7]	A7	—	SDRAMC_VDD2P5	DDR	—	DDR_A[7]	—	—
DDR_A[8]	A11	—	SDRAMC_VDD2P5	DDR	—	DDR_A[8]	—	—
DDR_A[9]	B9	—	SDRAMC_VDD2P5	DDR	—	DDR_A[9]	—	—
DDR_A[10]	D7	—	SDRAMC_VDD2P5	DDR	—	DDR_A[10]	—	—
DDR_A[11]	D10	—	SDRAMC_VDD2P5	DDR	—	DDR_A[11]	—	—
DDR_A[12]	C10	—	SDRAMC_VDD2P5	DDR	—	DDR_A[12]	—	—
DDR_A[13]	A10	—	SDRAMC_VDD2P5	DDR	—	DDR_A[13]	—	—
DDR_A[14]	D9	—	SDRAMC_VDD2P5	DDR	—	DDR_A[14]	—	—
DDR_A[15]	B10	—	SDRAMC_VDD2P5	DDR	—	DDR_A[15]	—	—
DDR_BA[0]	C8	—	SDRAMC_VDD2P5	DDR	—	DDR_BA[0]	—	—
DDR_BA[1]	C9	—	SDRAMC_VDD2P5	DDR	—	DDR_BA[1]	—	—
DDR_BA[2]	D8	—	SDRAMC_VDD2P5	DDR	—	DDR_BA[2]	—	—
DDR_CAS_b	B4	—	SDRAMC_VDD2P5	DDR	—	DDR_CAS_b	—	—
DDR_CKE[0]	A5	—	SDRAMC_VDD2P5	DDR	—	DDR_CKE[0]	—	—

Table continues on the next page...

**Table 79. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		Updated Power supply diagram Updated AC electrical specification of following modules: DCU, 12-bit DAC, Ethernet, Enhanced Serial Audio Interface (ESAI), SAI/I2S, Flexbus, MLB, DSPI, 24MHz External Oscillator, JTAG, Debug, ESAI, QSPI Updated Thermal Attributes for 364 MAPBGA Updated Freescale document number for 176-pin LQFP and 364 MAPBGA Updated VREG specifications Added WBREG specifications Updated Recommended operating conditions table Updated DAC INL and DNL charts Updated Pinouts
Rev 4.1	12/2012	Editorial updates: Removed instances of VF7xx and VF4xx.
Rev 5	April 2013	<ul style="list-style-type: none"> <li>• Removed references to VF1xxR and references to F100 and 144 LQFP and 256 MAPBGA</li> <li>• Replaced references to Auto and IMM by R-series and F-series respectively</li> <li>• In the feature list, the ARM Core frequency changed to 500 MHz for F-series</li> <li>• In the feature list, changed the DRAM controller frequency</li> <li>• Updated Part Numbering format</li> <li>• Clarified the Fields table as per Marketing</li> <li>• Sample numbers updated</li> <li>• From the VREG electrical specifications tables, deleted pre-trimming rows and comments</li> <li>• In the HPREG electrical characteristics table, add footnote on maximum Output Current Capacity</li> <li>• In the ULPREG electrical characteristics table, clarified max value of Output voltage @ no load and min value of Output voltage @ full load</li> <li>• In the WBREG electrical characteristics table, clarified max value of Output voltage @ no load and min value of Output voltage @ full load</li> </ul>

*Table continues on the next page...*

**Table 79. Revision History**

Rev. No.	Date	Substantial Changes
		Added Part Number Format figure Updated the Fields table as per the device part numbers Added Part Numbers table Added External NPN Ballast section In the LVD Dig Electrical Specs, minimum value of Upper Voltage Threshold and Lower Voltage threshold In the FlexBus timing specifications table, clarified the Frequency of operation In the Power consumption, filled TBDs. Updated footnotes Rewritten the EMC radiated emissions operating behaviors table In the GPIO DC Electrical characteristics table: <ul style="list-style-type: none"> <li>• Vhys test condition changed</li> <li>• Added R_Keeper row</li> </ul> In the DDR operating conditions, changed the Vddi Min and Max values In the Power sequencing table, removed some rows In the Power Supply section, removed LVDS and removed the note In the Recommended operating conditions table, updated min and max of VDD12_AFE and FA_VDD. Updated Min, Max, and Typ for VDD Added the Recommended Connections for Unused Analog Interfaces table In the 12-bit ADC Characteristics table, updated the typ and max values of TUE, DNL, INL, ZSE, FSE Added Receive and Transmit signal timing specifications for MII interfaces In the DSPI table, clarified the TBDs In PLL 4, PLL 5, PLL 6 electrical characteristics tables, added footnotes In the JTAG electrical table, clarified the TBDs In the pinouts section, added Special Signal table Added Power Supply pins section Added Functional Assignment section

*Table continues on the next page...*

**Table 79. Revision History (continued)**

Rev. No.	Date	Substantial Changes
		<p>in 12-bit ADC operating conditions section</p> <ul style="list-style-type: none"> <li>• Updated figures for clarity in "12-bit DAC operating behaviors" section</li> <li>• Updated figure "VideoADC supply scheme" in "VideoADC Specifications" section</li> <li>• Editorial updates throughout</li> </ul>
Rev 8	November 2014	<ul style="list-style-type: none"> <li>• In "Part number format" figure, updated explanation for '1'.</li> <li>• In "Fields" table, updated definition of 'R'.</li> <li>• In "External NPN ballast" section, updated recommendations for transistor selection.</li> <li>• In "DDR parameters" section, updated table footnotes regarding typical condition.</li> <li>• In "Power sequencing" table, added comment regarding SDRAMC_VDD1P5: "In case the Ballast transistor's collector is connected to the 1.5 V DRAM supply (instead of the 3.3 V supply), turn this 1.5 V supply on before turning on the 3.3V."</li> <li>• In "VideoADC specifications" table, added supply current values.</li> <li>• In "Receive and Transmit signal timing specifications," added the following note: "See the most current errata document when using the internally generated RXCLK and TXCLK clocks."</li> <li>• Updated "QuadSPI timing" section, presenting data based on a negative edge data launch from the device and a negative edge data capture; updated the figure, "QuadSPI Input/Read timing (SDR mode)"; updated the table, "QuadSPI Input/Read timing (SDR mode)."</li> <li>• For the "SDHC switching specifcations" table, added the statement, "A load of 50 pF is assumed"; updated max value for SD6, SDHC output delay (output valid).</li> <li>• In the "24 MHz oscillator specifications" section, added the statement, "The crystal must be rated for a drive level of 250 <math>\mu</math>W or higher. An ESR (equivalent series</li> </ul>