

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f6680-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



			Pin Nu	mber			
Pir	n Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description
		TQFP	PLCC	TQFP	- , ,	.,,,,,	
							PORTJ is a bidirectional I/O port ⁽⁵⁾ .
RJ0/ALE		_	_	62			
RJ0					I/O	ST	Digital I/O.
ALE					0	TTL	External memory address latch enable.
RJ1/OE		_	_	61			
RJ1					I/O	ST	Digital I/O.
OE					0	TTL	External memory output enable.
RJ2/WRL		_	_	60			
RJ2					I/O	ST	Digital I/O.
WRL					0	TTL	External memory write low control.
RJ3/WRH		—	_	59			
RJ3					I/O	ST	Digital I/O.
WRH					0	TTL	External memory write high control.
RJ4/BA0		—	—	39			
RJ4					I/O	ST	Digital I/O.
BA0					0	TTL	System bus byte address 0 control.
RJ5/CE		—	—	40	I/O	ST	Digital I/O
CE					0	TTL	External memory chip enable.
RJ6/LB		—	_	42			
RJ6					I/O	ST	Digital I/O.
LB					0	TTL	External memory low byte select.
RJ7/UB		—	—	41			
RJ7					I/O	ST	Digital I/O.
UB					0	TTL	External memory high byte select.
Vss		9, 25, 41, 56	19, 36, 53, 68	11, 31, 51, 70	Р	—	Ground reference for logic and I/O pins
VDD		10,26,	2, 20,	12, 32,	Р	—	Positive supply for logic and I/O pins.
		38, 57	37, 49	48, 71			
AVss		20	30	26	Р	_	Ground reference for analog modules.
AVdd		19	29	25	Р	_	Positive supply for analog modules.
NC		-	1, 18, 35, 52	_	—	_	No connect.
_egend:	ST = Schr I = Input	t		with CMOS le	vels	CMOS Analog O	 CMOS compatible input or output Analog input Output
	P = Pow					OD	 Open-Drain (no P diode to VDD) icrocontroller – applies to PIC18F8X8X on

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

7: On PIC18F8X8X devices, these pins can be multiplexed with RH7/RH6 by changing the ECCPMX configuration bit.

	GISTERS (CONTINU	ED)			
Applicabl	e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 xxxx	0000 uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xx xxxx	uu uuuu	uu uuuu	
PIC18F6X8X	PIC18F8X8X	x000 0000	u000 0000	u000 0000	
PIC18F6X8X	PIC18F8X8X	000	000	uuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	-x0x 0000 (5)	-u0u 0000 (5)	-uuu uuuu (5)	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	-1-0 0-00	-1-0 0-00	-u-u u-uu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0001 0000	0001 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000	0000	uuuu	
PIC18F6X8X	PIC18F8X8X	00000	00000	uuuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	1000 000-	1000 000-	uuuu uuu-	
PIC18F6X8X	PIC18F8X8X	100- 000-	100- 000-	uuu- uuu-	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	-xxx xxxx	-uuu uuuu	-uuu uuuu	
	Applicabl PIC18F6X8X PIC	Applicable Devices PIC18F6X8X PIC18F8X8X PIC18F6X8X	Applicable Devices Power-on Reset, Brown-out Reset PIC18F6X8X PIC18F8X8X xxxx xxxx PIC18F6X8X PIC18F8X8X 0000 xxxx PIC18F6X8X PIC18F8X8X 0000 xxxx PIC18F6X8X PIC18F8X8X xx xxxx PIC18F6X8X PIC18F8X8X	Applicable Devices Power-on Reset, Brown-out Reset WDT Reset PIC18F6X8X PIC18F6X8X xxxx xxxx uuuu uuuu PIC18F6X8X PIC18F8X8X xxxx xxxx uuuu uuuu PIC18F6X8X PIC18F8X8X 0000 xxxx 0000 uuuu PIC18F6X8X PIC18F8X8X	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:Legend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.$

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

REGISTER 9

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP
bit 7							bit
RBPU: PC	ORTB Pull-up	Enable bit					
	ORTB pull-up						
				port latch val	ues		
INTEDG0	: External Inte	errupt 0 Edg	e Select bit				
	upt on rising	0					
	upt on falling	0					
	: External Inte upt on rising		e Select bit				
	upt on falling	0					
	: External Int	U U	e Select bit				
	upt on rising						
0 = Interr	upt on falling	edge					
INTEDG3	: External Int	errupt 3 Edg	e Select bit				
	upt on rising	0					
	upt on falling	U U					
	TMR0 Overflo	ow Interrupt	Priority bit				
1 = High							
0 = Low p	,	Interrupt Dri	ority bit				
	NT3 External	Interrupt Pri	ority bit				
1 = High 0 = Low p							
	Port Change	Interrupt Pr	ioritv bit				
1 = High	0						
0 = Low p							

Leaend:

3			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.


13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to 0FFh upon Reset.



13.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the synchronous serial port module which optionally uses it to generate the shift clock.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		Valu all c Res	other
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	0000	0000	0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TMR2	Timer2 Module Register										0000	0000
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
PR2	Timer2 Period Register										1111	1111

TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

16.2.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shootthrough current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 16-5 for an illustration. The lower seven bits of the ECCP1DEL register (Register 16-2) set the delay period in terms of microcontroller instruction cycles (TCY or 4 Tosc).

16.2.7 ENHANCED PWM AUTO-SHUTDOWN

When the CCP1 is programmed for any of the enhanced PWM modes, the active output pins may be configured for auto-shutdown. Auto-shutdown immediately places the enhanced PWM output pins into a defined shutdown state when a shutdown event occurs. A shutdown event can be caused by either of the two comparator modules or a low level on the RB0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a low digital signal on the RB0 pin can also trigger a shutdown. The auto-shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using the ECCP1AS2:ECCPAS0 bits (bits <6:4> of the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits (ECCP1AS<3:0>). Each pin pair (P1A/P1C and P1B/ P1D) may be set to drive high, drive low, or be tri-stated (not driving). The ECCPASE bit (ECCP1AS<7>) is also set to hold the enhanced PWM outputs in their shutdown states.

The ECCPASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the auto-shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0			
	bit 7							bit 0			
bit 7	PRSEN: PV	VM Restart	Enable bit								
	 1 = Upon auto-shutdown, the ECCPASE bit clears automatically once the shutdown e goes away; the PWM restarts automatically 0 = Upon auto-shutdown, ECCPASE must be cleared in software to restart the PWM 										
bit 6-0	PDC<6:0>: PWM Delay Count bits										
	Number of FOSC/4 (4 * TOSC) cycles between the scheduled time when a PWM signal should transition active and the actual time it transitions active.										
	Legend:										
	R = Readab	ole bit	W = W	ritable bit	U = Unim	plemented	bit, read as	0'			
	- n = Value	at POR	'1' = Bi	t is set	'0' = Bit is	cleared	x = Bit is u	nknown			

REGISTER 16-2: ECCP1DEL: ECCP1 DELAY REGISTER







FIGURE 18-2: USART TRANSMIT BLOCK DIAGRAM











Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000		
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000		
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000		
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111		
PIR2		CMIF		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000		
PIE2		CMIE	-	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000		
IPR2	-	CMIP	-	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111		
ADRESH	A/D Result	t Register Hi		xxxx xxxx	uuuu uuuu							
ADRESL	A/D Result Register Low Byte									uuuu uuuu		
ADCON0		—	CHS3	CHS3	CHS1	CHS0	GO/DONE	ADON	00 0000	00 0000		
ADCON1	-	—	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000		
ADCON2	ADFM	—	-	—		ADCS2	ADCS1	ADCS0	0000	0000		
PORTA	-	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu		
TRISA		PORTA Dat	a Direction	Register					11 1111	11 1111		
PORTF	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	xxxx xxxx	uuuu uuuu		
LATF	LATF7	LATF6	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx xxxx	uuuu uuuu		
TRISF	PORTF Da	ta Direction		1111 1111	1111 1111							
PORTH ⁽¹⁾	RH7	RH6	RH5	RH4	RH3	RH2	RH1	RH0	XXXX XXXX	uuuu uuuu		
LATH ⁽¹⁾	LATH7	LATH6	LATH5	LATH4	LATH3	LATH2	LATH1	LATH0	xxxx xxxx	uuuu uuuu		
TRISH ⁽¹⁾	PORTH Da	ta Direction	Control Re	gister					1111 1111	1111 1111		

	TABLE 19-2:	SUMMARY	OF A/D	REGISTERS
--	-------------	---------	--------	-----------

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Only available on PIC18F8X8X devices.

ISTER 23-47:	RXFBCON	n: RECEIVE	E FILTER E	BUFFER C	ONTROL	REGISTE	R n ⁽¹⁾			
DYERCONO	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RXFBCON0	F1BP_3	F1BP_2	F1BP_1	F1BP_0	F0BP_3	F0BP_2	F0BP_1	F0BP_0		
RXFBCON1	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1		
	F3BP_3	F3BP_2	F3BP_1	F3BP_0	F2BP_3	F2BP_2	F2BP_1	F2BP_0		
RXFBCON2	R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1		
	F5BP_3	F5BP_2	F5BP_1	F5BP_0	F4BP_3	F4BP_2	F4BP_1	F4BP_0		
	DAMO	DAMA	DAMO	DAM 0	DAMA	DAMO	DAM 0	DAMO		
RXFBCON3	R/W-0 F7BP 3	R/W-0 F7BP 2	R/W-0 F7BP 1	R/W-0 F7BP 0	R/W-0 F6BP 3	R/W-0 F6BP 2	R/W-0 F6BP 1	R/W-0 F6BP_0		
	F/DF_3	FIDF_2	FIDF_I	FIDF_U	FODF_3	FUDF_2	FODF_I	FODF_U		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RXFBCON4	F9BP_3	F9BP_2	F9BP_1	F9BP_0	F8BP_3	F8BP_2	F8BP_1	F8BP_0		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RXFBCON5	F11BP_3	F11BP_2	F11BP_1	F11BP_0	F10BP_3	F10BP_2	F10BP_1	F10BP_0		
		1	1	1	1	1	1			
RXFBCON6	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
KAFBCONG	F13BP_3	F13BP_2	F13BP_1	F13BP_0	F12BP_3	F12BP_2	F12BP_1	F12BP_0		
RXFBCON7	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	F15BP_3	F15BP_2	F15BP_1	F15BP_0	F14BP_3	F14BP_2	F14BP_1	F14BP_0		
	bit 7							bit 0		
			- "							
bit 7-0	_	BP_0: Filter r r n is associa			DItS					
		r n is associa								
		r n is associa								
	0011 = Filte	0011 = Filter n is associated with B1								
	•									
	0111 = Filte	r n is associa	ted with B5							
		= Reserved								
	Note 1:	This register i	s available i	in Mode 1 a	nd 2 only.					
	Logondi									

(1) REGIS

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

23.2.6 CAN INTERRUPT REGISTERS

The registers in this section are the same as described in **Section 9.0 "Interrupts"**. They are duplicated here for convenience.

REGISTER 23-56: PIR3: PERIPHERAL INTERRUPT FLAG REGISTER

LIX 23-30.	1 11(3.1 L)			ULLAC		IN						
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	IRXIF	WAKIF	ERRIF	TXB2IF/ TXBnIF	TXB1IF ⁽¹⁾	TXB0IF ⁽¹⁾	RXB1IF/ RXBnIF	RXB0IF/ FIFOWMIF				
	bit 7	I	I		1			bit 0				
bit 7	IRXIF: CAN Invalid Received Message Interrupt Flag bit											
				irred on the	CAN bus							
bit 6	 0 = No invalid message on CAN bus WAKIF: CAN bus Activity Wake-up Interrupt Flag bit 											
DILO	1 = Activity on CAN bus has occurred											
	0 = No act	0 = No activity on CAN bus										
bit 5		AN bus Erro		-	(multiple of							
	 1 = An error has occurred in the CAN module (multiple sources) 0 = No CAN module errors 											
bit 4		lis in Mode										
	TXB2IF: CAN Transmit Buffer 2 Interrupt Flag bit											
	 1 = Transmit Buffer 2 has completed transmission of a message and may be reloaded 0 = Transmit Buffer 2 has not completed transmission of a message 											
	When CAN is in Mode 1 or 2:											
	TXBnIF: Any Transmit Buffer Interrupt Flag bit 1 = One or more transmit buffers has completed transmission of a message and may be reloaded											
		insmit buffe		•			- J					
bit 3	TXB1IF: CAN Transmit Buffer 1 Interrupt Flag bit ⁽¹⁾											
						essage and	may be relo	aded				
bit 2	 0 = Transmit Buffer 1 has not completed transmission of a message TXB0IF: CAN Transmit Buffer 0 Interrupt Flag bit⁽¹⁾ 											
DIL Z	1 = Transn	nit Buffer 0	has comple	eted transmi	ssion of a m	essage and	may be relo	aded				
bit 1	 0 = Transmit Buffer 0 has not completed transmission of a message When CAN is in Mode 0: 											
	RXB1IF: CAN Receive Buffer 1 Interrupt Flag bit											
	 = Receive Buffer 1 has received a new message = Receive Buffer 1 has not received a new message 											
	When CAN is in Mode 1 or 2:											
	RXBnIF: Any Receive Buffer Interrupt Flag bit											
	 1 = One or more receive buffers has received a new message 0 = No receive buffer has received a new message 											
bit 0	When CAN is in Mode 0:											
	RXB0IF: CAN Receive Buffer 0 Interrupt Flag bit											
	1 = Receive Buffer 0 has received a new message 0 = Receive Buffer 0 has not received a new message											
	When CAN is in Mode 1:											
	-	Unimplemented: Read as '0'										
	-	<u>∖ is in Mode</u> : FIFO Wa		errupt Flag b	bit							
	FIFOWMIF: FIFO Watermark Interrupt Flag bit 1 = FIFO high watermark is reached 0 = FIFO high watermark is not reached											
		•			orced to '0'.							
	Legend:											
	R = Reada	able bit	W = Wri	table bit	U = Un	implemente	d bit, read a	s '0'				
					(0)							

- n = Value at POR

'1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

REGISTER 23-59: TXBIE: TRANSMIT BUFFERS INTERRUPT ENABLE REGISTER⁽¹⁾

	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0
	_	—	—	TXB2IE	TXB1IE	TXB0IE	_	—
bi	it 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-2 TX2BIE: TXB0IE: Transmit Buffer 2-0 Interrupt Enable bit⁽²⁾

1 = Transmit buffer interrupt is enabled

0 = Transmit buffer interrupt is disabled

bit 1-0 Unimplemented: Read as '0'

Note 1: This register is available in Mode 1 and 2 only.

2: TXBIE in PIE3 register must be set to get an interrupt.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-60: BIE0: BUFFER INTERRUPT ENABLE REGISTER 0⁽¹⁾

R/W-0	R/W-0						
B5IE	B4IE	B3IE	B2IE	B1IE	B0IE	RXB1IE	RXB0IE
bit 7							bit 0

bit 7-2 B5IE:B0IE: Programmable Transmit/Receive Buffer 5-0 Interrupt Enable bit⁽²⁾

1 = Interrupt is enabled

0 = Interrupt is disabled

bit 1-0 RXB1IE:RXB0IE: Dedicated Receive Buffer 1-0 Interrupt Enable bit⁽²⁾

1 = Interrupt is enabled

0 = Interrupt is disabled

Note 1: This register is available in Mode 1 and 2 only.

2: Either TXBIE or RXBIE in PIE3 register must be set to get an interrupt.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

BTG	Bit Toggle f		BOV		Branch if	Branch if Overflow				
Syntax:	[label] BTG	f,b[,a]		Synta	ax:	[label] B	OV n			
Operands:	$0 \leq f \leq 255$			Oper	ands:	-128 ≤ n ≤	127			
	0 ≤ b < 7 a ∈ [0,1]			Oper	ation:		if overflow bit is '1' (PC) + 2 + 2n \rightarrow PC			
Operation:	$(f < b >) \rightarrow f < b >$		Statu	s Affected:	None	None				
Status Affected:	None			Enco	ding:	1110	0100 n	nnn nnnn		
Encoding:	0111 bbba ffff ffff		Desc	ription:	If the Ove	rflow bit is '	1', then the			
Description: Bit 'b' in data memory location 'f' is inverted. If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				program will branch. The 2's complement number '2n' is added to the PC. Since the PC wil have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then						
Words:	1					a two-cycl	a two-cycle instruction.			
Cycles:	1			Word	ls:	1				
Q Cycle Activity:	:			Cycle	es:	1(2)				
Q1 Decode	Q2 Read F	Q3 Process	Q4 Write	Q C If Ju	ycle Activity mp:	:				
	register 'f'	Data	register 'f'	-	Q1	Q2	Q3	Q4		
Example:	BTG PORT	TC, 4,	0		Decode	Read literal 'n'	Process Data	Write to PC		
Before Instru					No	No	No	No		
PORTC		1 [0x75]		If N I	operation	operation	operation	operation		
After Instruct	tion:				o Jump: Q1	Q2	Q3	Q4		
PORTC	= 0110 0101	1 [0x65]			Decode	Read literal 'n'	Process Data	No operation		
				Exan	<u>nple</u> :	HERE	BOV Jum	īp		

tampio.		DOV	oump	
Before Instruct PC	ion =	address	(HERE)	
After Instruction	า			
If Overflow PC If Overflow	= = =	1; address 0;	(Jump)	
PC	=	address	(HERE+2)	

26.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

26.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

26.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PIC microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

26.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC[®] Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

26.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

26.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- · Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA® development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits.

27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 27-6: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO, -40°C to +85°C
			DC	25	MHz	EC,ECIO, -40°C to +85°C, EMA
		Oscillator Frequency ⁽¹⁾	DC	25	MHz	EC, ECIO, +85°C to +125°C
			DC	16	MHz	EC, ECIO, +85°C to +125°C, EMA
			DC	4	MHz	RC oscillator
			0.1	4	MHz	XT oscillator
			4	25	MHz	HS oscillator, -40°C to +85°C
			4	25	MHz	HS oscillator, -40°C to +85°C, EMA
			4	25	MHz	HS oscillator, +85°C to +125°C
			4	16	MHz	HS oscillator, +85°C to +125°C, EMA
			4	10	MHz	HS + PLL oscillator, -40°C to +85°C
			4	6.25	MHz	HS + PLL oscillator, +85°C to +125°C
			DC	200	kHz	LP oscillator
1	Tosc	External CLKI Period ⁽¹⁾	25	—	ns	EC, ECIO, -40°C to +85°C
		Oscillator Period ⁽¹⁾	40	_	ns	EC,ECIO, -40°C to +85°C, EMA
			40	_	ns	EC, ECIO, +85°C to +125°C
			62.5	_	ns	EC, ECIO, +85°C to +125°C, EMA
			250	_	ns	RC oscillator
			250	10,000	ns	XT oscillator
			40	_	ns	HS oscillator, -40°C to +85°C
			40	_	ns	HS oscillator, -40°C to +85°C, EMA
			40	_	ns	HS oscillator, +85°C to +125°C
			62.5	_	ns	HS oscillator, +85°C to +125°C, EMA
			100	250	ns	HS + PLL oscillator, -40°C to +85°C
			160	250	ns	HS + PLL oscillator, +85°C to +125°C
			5	200	μS	LP oscillator
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc, -40°C to +85°C
		-	160	_	ns	Tcy = 4/Fosc, +85°C to +125°C
3	TosL,	External Clock in (OSC1)	30	—	ns	XT oscillator
	TosH	High or Low Time	2.5	—	μs	LP oscillator
4	TooD		10		ns	HS oscillator
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time		20 50	ns ns	XT oscillator LP oscillator
	1031			7.5	ns	HS oscillator

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.




TABLE 27-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SS}} \downarrow \text{to SCK} \downarrow \text{or SCK} \uparrow \text{Input}$	SCK ↑ Input		—	ns	
71	TscH	SCK Input High Time (Slave mode)	Continuous	1.25 TCY + 30	—	ns	
71A			Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time (Slave mode)	Continuous	1.25 TCY + 30	—	ns	
72A			Single Byte	40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ck Edge of Byte 2	1.5 TCY + 40		ns	(Note 2)
74	TscH2diL, TscL2diL	Hold Time of SDI Data Input to SCK Ec	lge	100	—	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X	—	25	ns	
			PIC18LFXX8X		45	ns	
76	TDOF	SDO Data Output Fall Time	-	—	25	ns	
77	TssH2doZ	SS ↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8X		25	ns	
		(Master mode)	PIC18LFXX8X	_	45	ns	
79	TSCF	SCK Output Fall Time (Master mode)			25	ns	
80	TSCH2DOV,	SDO Data Output Valid after SCK	PIC18FXX8X		50	ns	
	TscL2doV	Edge	PIC18LFXX8X	_	100	ns	
82	TssL2doV	SDO Data Output Valid after $\overline{\text{SS}}\downarrow$	PIC18FXX8X	_	50	ns	
		Edge	PIC18LFXX8X	_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge	1	1.5 TCY + 40	—	ns	

FIGURE 27-18: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.




TABLE 27-23: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic	Characteristic		Мах	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER & SLAVE)					
		Clock High to Data Out Valid	PIC18FXX8X	—	40	ns	
			PIC18LFXX8X		100	ns	
121	TCKRF	Clock Out Rise Time and Fall Time	PIC18FXX8X		20	ns	
		(Master mode)	PIC18LFXX8X	_	50	ns	
122	TDTRF	Data Out Rise Time and Fall Time	PIC18FXX8X	_	20	ns	
			PIC18LFXX8X	—	50	ns	

FIGURE 27-24: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 27-24: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER & SLAVE) Data Hold before $CK \downarrow$ (DT hold time)	10	_	ns	
126	TCKL2DTL	Data Hold after CK \downarrow (DT hold time)	15	_	ns	


TABLE 27-25: A/D CONVERTER CHARACTERISTICS: PIC18F6585/8585/6680/8680 (INDUSTRIAL, EXTENDED) PIC18LF6585/8585/6680/8680 (INDUSTRIAL)


Param No.	Symbol	Charact	eristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution				10 TBD	bit bit	$\begin{array}{l} \text{VREF} = \text{VDD} \geq 3.0\text{V} \\ \text{VREF} = \text{VDD} < 3.0\text{V} \end{array}$
A03	EIL	Integral Linearity	Error	_		<±1 TBD	LSb LSb	$\begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A04	EDL	Differential Linea	rity Error	_		<±1 TBD	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A05	Efs	Full-Scale Error		_		<±1 TBD	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A06	EOFF	Offset Error		_		<±1 TBD	LSb LSb	$\label{eq:VREF} \begin{array}{l} VREF = VDD \geq 3.0V \\ VREF = VDD < 3.0V \end{array}$
A10	—	Monotonicity		gu	guaranteed ⁽³⁾			$VSS \leq VAIN \leq VREF$
A20 A20A	VREF	Reference Voltag (VREFH – VREFL)	je	0V 3V		_	V V	For 10-bit resolution
A21	VREFH	Reference Voltag	je High	AVss	_	AVDD + 0.3V	V	
A22	VREFL	Reference Voltag	je Low	AVss-0.3V	-	AVdd	V	
A25	VAIN	Analog Input Volt	age	AVss-0.3V	_	VREF + 0.3V	V	
A30	ZAIN	Recommended In Analog Voltage S		—		10.0	kΩ	
A40	IAD	A/D Conversion	PIC18FXX8X	_	180	—	μΑ	Average current
		Current (VDD)	PIC18LFXX8X	_	90	_	μΑ	consumption when A/D is on (Note 1)
A50	IREF	VREF Input Curre	nt (Note 2)		_	5 150	μΑ μΑ	During VAIN acquisition. During A/D conversion cycle.


Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module. VREF current is from RA2/AN2/VREF- and RA3/AN3/VREF+ pins or AVDD and AVSS pins, whichever is selected as reference input.

 $\textbf{2:} \quad Vss \leq VAIN \leq VREF$

3: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.







© 2003-2013 Microchip Technology Inc.

NOTES: