



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f8585-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Nu	mber					
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description		
	TQFP	PLCC	TQFP	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,,,,,			
						PORTA is a bidirectional I/O port.		
RA0/AN0	24	34	30					
RA0				I/O	TTL	Digital I/O.		
AN0				I	Analog	Analog input 0.		
RA1/AN1	23	33	29					
RA1				I/O	TTL	Digital I/O.		
AN1				I	Analog	Analog input 1.		
RA2/AN2/VREF-	22	32	28					
RA2				I/O	TTL	Digital I/O.		
AN2				I	Analog	Analog input 2.		
VREF-				I	Analog	A/D reference voltage (Low) input.		
RA3/AN3/VREF+	21	31	27					
RA3				I/O	TTL	Digital I/O.		
AN3					Analog	Analog input 3.		
VREF+				I	Analog	A/D reference voltage (High) input.		
RA4/T0CKI	28	39	34					
RA4				I/O	ST/OD	Digital I/O – Open-drain when		
TOCKI					ST	configured as output.		
				I	51	Timer0 external clock input.		
RA5/AN4/LVDIN	27	38	33	1/0				
RA5 AN4				I/O	TTL	Digital I/O.		
LVDIN					Analog Analog	Analog input 4. Low-voltage detect input.		
				'	Analog			
RA6		I				See the OSC2/CLKO/RA6 pin.		
	L compatit					= CMOS compatible input or output		
		er input	with CMOS le	veis	Analog = Analog input			
I = Ing P = Pc					O = Output OD = Open-Drain (no P diode to VDD)			
		- 0000	in all an and the		-	rocontroller – applies to PIC18F8X8X only		

TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller – applies to PIC18F8X8X only.
 2: Default assignment when CCP2MX is set.

External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

7: On PIC18F8X8X devices, these pins can be multiplexed with RH7/RH6 by changing the ECCPMX configuration bit.

If the main oscillator is configured for HS mode with PLL active, an oscillator start-up time (ToST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode, is shown in Figure 2-10.

If the main oscillator is configured for EC mode with PLL active, only the PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for EC with PLL active, is shown in Figure 2-11.







FIGURE 2-11: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (EC WITH PLL ACTIVE, SCS1 = 1)



2.7 Effects of Sleep Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the onchip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, Sleep mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The user can wake from Sleep through external Reset, Watchdog Timer Reset, or through an interrupt.

OSC Mode	OSC1 Pin	OSC2 Pin		
RC	Floating, external resistor should pull high	At logic low		
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6		
ECIO	Floating	Configured as PORTA, bit 6		
EC	Floating	At logic low		
LP, XT, and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level		

Note: See Table 3-1 in Section 3.0 "Reset", for time-outs due to Sleep and MCLR Reset.

2.8 Power-up Delays

Power-up delays are controlled by two timers so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply and clock are stable. For additional information on Reset operation, see **Section 3.0 "Reset"**.

The first timer is the Power-up Timer (PWRT) which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. With the PLL enabled (HS+PLL and EC+PLL Oscillator mode), the time-out sequence following a Power-on Reset is different from other oscillator modes. The time-out sequence is as follows: First, the PWRT timeout is invoked after a POR time delay has expired. Then, the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2 ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency.

	ION CONDITIONS FOR ALL REGISTERS (CONTINUED)								
ster Applicable De		Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt			
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	-1-1 1111	-1-1 1111	-u-u uuuu					
PIC18F6X8X	PIC18F8X8X	-0-0 0000	-0-0 0000	-u-u uuuu (1)					
PIC18F6X8X	PIC18F8X8X	-0-0 0000	-0-0 0000	-u-u uuuu					
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu (1)					
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	0-0000	0-0000	u-uuuu					
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	1 1111	1 1111	u uuuu					
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	0000 -111	0000 -111	uuuu -uuu					
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	-111 1111 (5)	-111 1111 (5)	-uuu uuuu (5)					
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	x xxxx	u uuuu	u uuuu					
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu					
PIC18F6X8X	PIC18F8X8X	- xxx xxxx(5)	-uuu uuuu (5)	-uuu uuuu ⁽⁵⁾					
	PIC18F6X8X PI	PIC18F6X8X PIC18F8X8X PIC18F6X8X PIC18F6X8X PIC18F6X8X PIC18F6X8X PIC18F6X8X PIC18F6X8X PIC18F6X8X PIC18F8X8X PIC18F6X8X PIC18F8X8X <t< td=""><td>Applicable Devices Brown-out Reset PIC18F6X8X PIC18F8X8X 1111 1111 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X -1-1 1111 PIC18F6X8X PIC18F8X8X -0-0 0000 PIC18F6X8X PIC18F8X8X -0-0 0000 PIC18F6X8X PIC18F8X8X -0-0 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 1111 1111 PIC18F6X8X PIC</td><td>Applicable Devices Power-on Reset, Brown-out Reset WDT Reset RESET Instruction Stack Resets PIC18F6X8X PIC18F8X8X 1111 1111 1111 1111 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X -1-1 1111 -1-1 1111 PIC18F6X8X PIC18F8X8X -0-0 0000 -0-0 0000 PIC18F6X8X PIC18F8X8X -0-0 0000 -0-0 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111</td></t<>	Applicable Devices Brown-out Reset PIC18F6X8X PIC18F8X8X 1111 1111 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X -1-1 1111 PIC18F6X8X PIC18F8X8X -0-0 0000 PIC18F6X8X PIC18F8X8X -0-0 0000 PIC18F6X8X PIC18F8X8X -0-0 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 PIC18F6X8X PIC18F8X8X 1111 1111 PIC18F6X8X PIC	Applicable Devices Power-on Reset, Brown-out Reset WDT Reset RESET Instruction Stack Resets PIC18F6X8X PIC18F8X8X 1111 1111 1111 1111 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X -1-1 1111 -1-1 1111 PIC18F6X8X PIC18F8X8X -0-0 0000 -0-0 0000 PIC18F6X8X PIC18F8X8X -0-0 0000 -0-0 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 0000 0000 0000 0000 0000 PIC18F6X8X PIC18F8X8X 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111 1111					

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:legend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.$

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

REGISTER 7-1:	TER 7-1: EECON1 REGISTER (ADDRESS FA6h)								
	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0	
	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	
	bit 7							bit 0	
bit 7	EEPGD: Fi	ash Progran	n or Data EB	EPROM Mer	nory Select I	oit			
	1 = Access	s Flash prog s data EEPR	ram memor	/					
bit 6	1 = Access	CFGS: Flash Program/Data EE or Configuration Select bit 1 = Access configuration or calibration registers 0 = Access Flash program or data EEPROM memory							
bit 5	Unimpleme	ented: Read	as '0'						
bit 4	FREE: Flas	sh Row Eras	e Enable bit	:					
		d by comple	-		by TBLPTR	t on the nex	t WR comm	and	
bit 3	WRERR: F	lash Prograi	m/Data EE E	Error Flag bi	t				
	progra	operation is mming in no ite operatior	rmal operati		(any MCLR	or any WDT	Reset durin	g self-timed	
		When a Wi tracing of th		,	GD or FRE	E bits are n	ot cleared.	This allows	
bit 2	WREN: Fla	sh Program	/Data EE W	rite Enable b	oit				
		write cycles write to the							
bit 1	WR: Write	Control bit							
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 							-	
bit 0	RD: Read (Control bit							
	 1 = Initiates an EEPROM read. (Read takes one cycle. RD is cleared in hardware. The R can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 								
	0 = Does n	ot initiate ar	EEPROM	read					
	Legend:								
	R = Readab	ble bit	U = Unim	plemented b	it, read as '0	,			
	W = Writab	le bit	S = Settat	ole bit		- n =	- Value after	rerase	
	'1' = Bit is s	et	'0' = Bit is	cleared		x =	Bit is unkno	wn	

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T13CKI	bit 0	ST	Input/output port pin, Timer1 oscillator output or Timer1/Timer3 clock input.
RC1/T1OSI/CCP2 ⁽¹⁾	bit 1	ST	Input/output port pin, Timer1 oscillator input or Capture 2 input/ Compare 2 output/PWM output (when CCP2MX configuration bit is disabled).
RC2/CCP1/P1A	bit 2	ST	Input/output port pin or Capture 1 input/Compare 1 output/ PWM1 output.
RC3/SCK/SCL	bit 3	ST	RC3 can also be the synchronous serial clock for both SPI and ${\rm I}^2{\rm C}$ modes.
RC4/SDI/SDA	bit 4	ST	RC4 can also be the SPI data in (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit 5	ST	Input/output port pin or synchronous serial port data output.
RC6/TX/CK	bit 6	ST	Input/output port pin, addressable USART asynchronous transmit or addressable USART synchronous clock.
RC7/RX/DT	bit 7	ST	Input/output port pin, addressable USART asynchronous receive or addressable USART synchronous data.

TABLE 10-5: PORTC FUNCTIONS

Legend: ST = Schmitt Trigger input

Note 1: RB3 is the alternate assignment for CCP2 when CCP2MX is set.

TABLE 10-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
LATC	LATC Data Output Register									uuuu uuuu
TRISC	RISC PORTC Data Direction Register									1111 1111

Legend: x = unknown, u = unchanged

FIGURE 10-11: PORTE BLOCK DIAGRAM IN I/O MODE





FIGURE 10-12: PORTE BLOCK DIAGRAM IN SYSTEM BUS MODE (PIC18F8X8X ONLY)



© 2003-2013 Microchip Technology Inc.

TABLE 10-15: PORTH FUNCTIONS

Name	Bit#	Buffer Type	Function
RH0/A16	bit 0	ST/TTL ⁽¹⁾	Input/output port pin or address bit 16 for external memory interface.
RH1/A17	bit 1	ST/TTL ⁽¹⁾	Input/output port pin or address bit 17 for external memory interface.
RH2/A18	bit 2	ST/TTL ⁽¹⁾	Input/output port pin or address bit 18 for external memory interface.
RH3/A19	bit 3	ST/TTL ⁽¹⁾	Input/output port pin or address bit 19 for external memory interface.
RH4/AN12	bit 4	ST	Input/output port pin or analog input channel 12.
RH5/AN13	bit 5	ST	Input/output port pin or analog input channel 13.
RH6/AN14/P1C ⁽²⁾	bit 6	ST	Input/output port pin or analog input channel 14.
RH7/AN15/P1B ⁽²⁾	bit 7	ST	Input/output port pin or analog input channel 15.

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in System Bus or Parallel Slave Port mode.

2: Alternate pin assignment when ECCPMX configuration bit is cleared.

TABLE 10-16: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TRISH	PORTH	Data Dire		1111 1111	1111 1111					
PORTH	Read PORTH pin/Write PORTH Data Latch								xxxx xxxx	uuuu uuuu
LATH	Read PORTH Data Latch/Write PORTH Data Latch								xxxx xxxx	uuuu uuuu
ADCON1	—	– VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0							00 0000	00 0000
MEMCON ⁽¹⁾	EBDIS	_	WAIT1	WAIT0	—	_	WM1	WM0	0-0000	0-0000

Legend: x = unknown, u = unchanged, - = unimplemented. Shaded cells are not used by PORTH.

Note 1: This register is held in Reset in Microcontroller mode.

11.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- · Dedicated 8-bit software programmable prescaler
- · Clock source selectable to be external or internal
- Interrupt-on-overflow from 0FFh to 00h in 8-bit mode and 0FFFFh to 0000h in 16-bit mode
- · Edge select for external clock

Figure 11-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 11-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register (Register 11-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.

Note: Timer0 is enabled on POR.

REGISTER 11-1: T0CON: TIMER0 CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 T08BIT: Timer0 8-bit/16-bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 **TOCS**: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 TOSE: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on T0CKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 PSA: Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is not assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.

bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits

- 111 = 1:256 prescale value
- 110 = 1:128 prescale value
- 101 = 1:64 prescale value
- 100 = 1:32 prescale value
- 011 = 1:16 prescale value
- 010 = 1:8 prescale value
- 001 = 1:4 prescale value
- 000 = 1:2 prescale value

Legend:

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18FXX80/XX85 devices contain a total of two CCP modules: CCP1 and CCP2. CCP1 is an enhanced version of the CCP2 module. CCP1 is fully backward compatible with the CCP2 module.

The CCP1 module differs from CCP2 in the following respect:

- CCP1 contains a special trigger event that may reset Timer1 or the Timer3 register pair
- CCP1 contains "CAN Message Time-Stamp Trigger"
- CCP1 contains enhanced PWM output with programmable dead band and auto-shutdown functionality

Additionally, the CCP2 special event trigger may be used to start an A/D conversion if the A/D module is enabled.

To avoid duplicate information, this section describes basic CCP module operation that applies to both CCP1 and CCP2. Enhanced CCP functionality of the CCP1 module is described in **Section 16.0 "Enhanced Capture/Compare/PWM (ECCP) Module"**.

The control registers for the CCP1 and CCP2 modules are shown in Register 15-1 and Register 15-2, respectively. Table 15-2 details the interactions of the CCP and ECCP modules.

REGISTER 15-1: CCP1CON REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7	•			•			bit 0

bit 7-6 **P1M1:P1M0:** Enhanced PWM Output Configuration bits

<u>If CCP1M<3:2> = 00, 01, 10:</u>

xx =P1A assigned as capture/compare input; P1B, P1C, P1D assigned as port pins
If CCP1M<3:2> = 11:

00 = Single output; P1A modulated; P1B, P1C, P1D assigned as port pins

01 = Full-bridge output forward; P1D modulated; P1A active; P1B, P1C inactive

10 = Half-bridge output; P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins

11 = Full-bridge output reverse; P1B modulated; P1C active; P1A, P1D inactive

bit 5-4 DC1B1:DC1B0: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused. Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR1L.

bit 3-0 CCP1M3:CCP1M0: Enhanced CCP Mode Select bits

- 0000 = Capture/Compare/PWM off (resets CCP1 module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP pin low, on compare match force CCP pin high
- 1001 = Compare mode, initialize CCP pin high, on compare match force CCP pin low
- 1010 = Compare mode, generate software interrupt only, CCP pin is unaffected
- 1011 = Compare mode, trigger special event, resets TMR1 or TMR3
- 1100 = PWM mode; P1A, P1C active-high; P1B, P1D active-high
- 1101 = PWM mode; P1A, P1C active-high; P1B, P1D active-low
- 1110 = PWM mode; P1A, P1C active-low; P1B, P1D active-high
- 1111 = PWM mode; P1A, P1C active-low; P1B, P1D active-low

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCPxIE (PIE registers) clear to avoid false interrupts and should clear the flag bit, CCPxIF, following any such change in operating mode.

15.2.4 CCP PRESCALER

There are four prescaler settings specified by bits CCPxM3:CCPxM0. Whenever the CCPx module is turned off, or the CCPx module is not in Capture mode, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. The prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 15-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

15.2.5 CAN MESSAGE TIME-STAMP


The CAN capture event occurs when a message is received in any of the receive buffers. When configured, the CAN module provides the trigger to the CCP1 module to cause a capture event. This feature is provided to time-stamp the received CAN messages.

This feature is enabled by setting the CANCAP bit of the CAN I/O Control register (CIOCON<4>). The message receive signal from the CAN module then takes the place of the events on RC2/CCP1.

EXAMPLE 15-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	; Turn CCP module off
MOVLW	NEW_CAPT_PS	; Load WREG with the
		; new prescaler mode
		; value and CCP ON
MOVWF	CCP1CON	; Load CCP1CON with
		; this value





15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the CCPx pin can have one of the following actions:

- · Driven high
- Driven low
- Toggle output (high-to-low or low-to-high)
- Remains unchanged

The action on the pin is based on the value of control bits, CCPxM3:CCPxM0. At the same time, interrupt flag bit, CCPxIF, is set.

When configured to drive the CCP pin, the CCP1 pin cannot be changed; CCP1 module controls the pin.

15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

By default, the CCP2 pin is multiplexed with RC1. Alternately, it can also be multiplexed with either RB3 or RE7. This is done by changing the CCP2MX configuration bit.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the data latch.

15.3.2 TIMER1/TIMER3 MODE SELECTION

The timer used with each CCP module is selected in the T3CCP2:T3CCP1 bits of the T3CON register. Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

15.3.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCPx pin is not affected. Only a CCP interrupt is generated (if enabled).

15.3.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets either the TMR1 or TMR3 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for TMR1 or TMR3.

Additionally, the CCP2 special event trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCPx module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



REGISTER 17-5:	SSPCON2: MSSP CONTROL REGISTER 2 (I ² C MODE)										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
	bit 7							bit 0			
bit 7		eneral Call Ena			,						
		e interrupt whe al call address		call address	(0000h) is r	eceived in	the SSPSF	R			
bit 6	ACKSTAT	Acknowledge	e Status bit (Master Trans	smit mode o	nly)					
		wledge was no wledge was re									
bit 5	ACKDT: A	.cknowledge D	ata bit (Mas	ster Receive	mode only)						
	1 = Not Ac 0 = Acknor	knowledge wledge									
	Note: Value that will be transmitted when the user initiates an Acknowledge sequence the end of a receive.										
bit 4	ACKEN: A	Acknowledge S	Sequence Ei	nable bit (Ma	ster Receive	e mode onl	у)				
	 I = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bi Automatically cleared by hardware. 0 = Acknowledge sequence Idle 										
bit 3		ceive Enable		Mode only)							
	1 = Enable 0 = Receiv	es Receive mo /e Idle	de for I ² C								
bit 2	PEN: Stop	Condition En	able bit (Ma	ster mode on	ly)						
		Stop conditio	n on SDA ar	nd SCL pins.	Automatica	lly cleared	by hardwar	e.			
bit 1	RSEN: Re	peated Start C	Condition En	abled bit (Ma	aster mode o	only)					
		e Repeated Sta ated Start cond		on SDA and	SCL pins. A	utomaticall	y cleared by	hardware.			
bit 0	SEN: Start	t Condition En	abled/Stretc	h Enabled bi	t						
		<u>mode:</u> Start conditio ondition Idle	n on SDA ai	nd SCL pins.	Automatica	lly cleared	by hardwar	e.			
		<u>iode:</u> stretching is e stretching is d		oth slave trai	nsmit and sl	ave receive	e (stretch ei	nabled)			
	Legend:										
	R = Read	able bit	W = W	ritable bit	U = Unimp	plemented	bit, read as	'0'			
	- n = Valu	e at POR	'1' = Bit	t is set	'0' = Bit is	cleared	x = Bit is ι	unknown			

Note: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

$\label{eq:register23-30:BnEIDL: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, \\ LOW BYTE IN RECEIVE MODE [0 \le n \le 5, TXnEN (BSEL<n>) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

bit 7-0

EID7:EID0: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

Legend	d:			
R = Re	adable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Va	alue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-31: BnEIDL: TX/RX BUFFER n EXTENDED IDENTIFIER REGISTERS, LOW BYTE IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL<n>) = 1]^{(1)}$

			-		•	, .	
R/W-x							
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

bit 7-0

EID7:EID0: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

TER 23-58:	ER 23-58: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER											
	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	IRXIP	WAKIP	ERRIP	TXB2IP/ TXBnIP	TXB1IP ⁽¹⁾	TXB0IP ⁽¹⁾	RXB1IP/ RXBnIP	RXB0IP/ FIFOWMIP				
	bit 7							bit 0				
bit 7	1 = High p	IRXIP: CAN Invalid Received Message Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 6	WAKIP: C 1 = High p	WAKIP: CAN bus Activity Wake-up Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 5	1 = High p	ERRIP: CAN bus Error Interrupt Priority bit 1 = High priority 0 = Low priority										
bit 4	TXB2IP: C 1 = High p	riority		Interrupt Pri	ority bit							
	TXBnIP: (<u>N is in Mode</u> CAN Transn		terrupt Prior	ity bit							
	1 = High priority 0 = Low priority											
bit 3	•	CAN Transm riority	nit Buffer 1	Interrupt Pri	ority bit ⁽¹⁾							
bit 2	-	CAN Transm riority	nit Buffer 0	Interrupt Pri	ority bit ⁽¹⁾							
bit 1	When CAN is in Mode 0: RXB1IP: CAN Receive Buffer 1 Interrupt Priority bit 1 = High priority											
	0 = Low priority											
	When CAN is in Mode 1 or 2: RXBnIP: CAN Receive Buffer Interrupts Priority bit 1 = High priority											
bit 0		<u>N is in Mode</u> CAN Receiv		Interrupt Prie	ority bit							
	0 = Low priority <u>When CAN is in Mode 1:</u> Unimplemented: Read as '0'											
	FIFOWMI			errupt Priori	ty bit							
	1 = High p 0 = Low pi											
	Note 1:	In CAN M	ode 1 and 2	2, this bit is t	forced to '0'.							
	Legend:	b. b. b. b. b	\A/ \A/-:					(0)				

REGISTER 23-58: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER

R = Readable bit

- n = Value at POR

W = Writable bit

'1' = Bit is set

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

26.0 DEVELOPMENT SUPPORT

The PIC[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART[®] Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM[™] 1 Demonstration Board
 - PICDEM.net[™] Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- · Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart®
 - Analog

26.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help
- The MPLAB IDE allows you to:
- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

26.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 27-6: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)




TABLE 27-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO, -40°C to +85°C
			DC	25	MHz	EC,ECIO, -40°C to +85°C, EMA
		Oscillator Frequency ⁽¹⁾	DC	25	MHz	EC, ECIO, +85°C to +125°C
			DC	16	MHz	EC, ECIO, +85°C to +125°C, EMA
			DC	4	MHz	RC oscillator
			0.1	4	MHz	XT oscillator
			4	25	MHz	HS oscillator, -40°C to +85°C
			4	25	MHz	HS oscillator, -40°C to +85°C, EMA
			4	25	MHz	HS oscillator, +85°C to +125°C
			4	16	MHz	HS oscillator, +85°C to +125°C, EMA
			4	10	MHz	HS + PLL oscillator, -40°C to +85°C
			4	6.25	MHz	HS + PLL oscillator, +85°C to +125°C
			DC	200	kHz	LP oscillator
1	Tosc	External CLKI Period ⁽¹⁾	25	—	ns	EC, ECIO, -40°C to +85°C
		Oscillator Period ⁽¹⁾	40	_	ns	EC,ECIO, -40°C to +85°C, EMA
			40	_	ns	EC, ECIO, +85°C to +125°C
			62.5	_	ns	EC, ECIO, +85°C to +125°C, EMA
			250	_	ns	RC oscillator
			250	10,000	ns	XT oscillator
			40	_	ns	HS oscillator, -40°C to +85°C
			40	_	ns	HS oscillator, -40°C to +85°C, EMA
			40	_	ns	HS oscillator, +85°C to +125°C
			62.5	_	ns	HS oscillator, +85°C to +125°C, EMA
			100	250	ns	HS + PLL oscillator, -40°C to +85°C
			160	250	ns	HS + PLL oscillator, +85°C to +125°C
			5	200	μS	LP oscillator
2	Тсү	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc, -40°C to +85°C
		-	160	_	ns	Tcy = 4/Fosc, +85°C to +125°C
3	TosL,	External Clock in (OSC1)	30	—	ns	XT oscillator
	TosH	High or Low Time	2.5	—	μs	LP oscillator
4	TooD		10		ns	HS oscillator
4	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	_	20 50	ns ns	XT oscillator LP oscillator
	1031		_	7.5	ns	HS oscillator

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.




FIGURE 27-16: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 27-16: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)


Param. No.	Symbol	Characterist	Min	Max	Units	Conditions	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 TCY + 30	—	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input	100		ns		
73A	Тв2в	Last Clock Edge of Byte 1 to t of Byte 2	1.5 TCY + 40	—	ns	(Note 2)	
74	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input t	100	_	ns		
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X	_	25	ns	
			PIC18LFXX8X		45	ns	
76	TDOF	SDO Data Output Fall Time		—	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8X	—	25	ns	
		(Master mode)	PIC18LFXX8X		45	ns	
79	TSCF	SCK Output Fall Time (Maste	r mode)	—	25	ns	
80	TscH2doV,	SDO Data Output Valid after	PIC18FXX8X	—	50	ns	
	TscL2DoV	SCK Edge	PIC18LFXX8X		100	ns	
81	TDOV2SCH, TDOV2SCL	SDO Data Output Setup to SO	CK Edge	Тсү	—	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES		MILLIMETERS*			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		80			80		
Pitch	р		.020			0.50		
Pins per Side	n1		20			20		
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	(F)		.039			1.00		
Foot Angle	φ	0	3.5	7	0	3.5	7	
Overall Width	E	.541	.551	.561	13.75	14.00	14.25	
Overall Length	D	.541	.551	.561	13.75	14.00	14.25	
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25	
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.007	.009	.011	0.17	0.22	0.27	
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

* Controlling Parameter

§ Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010° (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-092

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tei: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12