



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	25MHz
Connectivity	CANbus, EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	4.2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18f8680-e-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)										
File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
B2CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	45, 230
B1D7 ⁽⁷⁾	B1D77	B1D76	B1D75	B1D74	B1D73	B1D72	B1D71	B1D70	xxxx xxxx	45, 230
B1D6 ⁽⁷⁾	B1D67	B1D66	B1D65	B1D64	B1D63	B1D62	B1D61	B1D60	xxxx xxxx	45, 230
B1D5 ⁽⁷⁾	B1D57	B1D56	B1D55	B1D54	B1D53	B1D52	B1D51	B1D50	xxxx xxxx	45, 230
B1D4 ⁽⁷⁾	B1D47	B1D46	B1D45	B1D44	B1D43	B1D42	B1D41	B1D40	xxxx xxxx	45, 230
B1D3 ⁽⁷⁾	B1D37	B1D36	B1D35	B1D34	B1D33	B1D32	B1D31	B1D30	XXXX XXXX	45, 230
B1D2 ⁽⁷⁾	B1D27	B1D26	B1D25	B1D24	B1D23	B1D22	B1D21	B1D20	xxxx xxxx	45, 230
B1D1 ⁽⁷⁾	B1D17	B1D16	B1D15	B1D14	B1D13	B1D12	B1D11	B1D10	xxxx xxxx	46, 230
B1D0 ⁽⁷⁾	B1D07	B1D06	B1D05	B1D04	B1D03	B1D02	B1D01	B1D00	xxxx xxxx	46, 230
B1DLC ⁽⁷⁾	_	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	46, 230
B1EIDL ⁽⁷⁾	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	46, 230
B1EIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	XXXX XXXX	46, 230
B1SIDL ⁽⁷⁾	SID2	SID1	SID0	SRR	EXID	—	EID17	EID16	xxxx x-xx	46, 230
B1SIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	46, 230
B1CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	46, 230
B0D7 ⁽⁷⁾	B0D77	B0D76	B0D75	B0D74	B0D73	B0D72	B0D71	B0D70	xxxx xxxx	46, 230
B0D6 ⁽⁷⁾	B0D67	B0D66	B0D65	B0D64	B0D63	B0D62	B0D61	B0D60	XXXX XXXX	46, 230
B0D5 ⁽⁷⁾	B0D57	B0D56	B0D55	B0D54	B0D53	B0D52	B0D51	B0D50	xxxx xxxx	46, 230
B0D4(7)	B0D47	B0D46	B0D45	B0D44	B0D43	B0D42	B0D41	B0D40	xxxx xxxx	46, 230
B0D3 ⁽⁷⁾	B0D37	B0D36	B0D35	B0D34	B0D33	B0D32	B0D31	B0D30	XXXX XXXX	46, 230
B0D2 ⁽⁷⁾	B0D27	B0D26	B0D25	B0D24	B0D23	B0D22	B0D21	B0D20	xxxx xxxx	46, 230
B0D1(7)	B0D17	B0D16	B0D15	B0D14	B0D13	B0D12	B0D11	B0D10	xxxx xxxx	46, 230
B0D0(7)	B0D07	B0D06	B0D05	B0D04	B0D03	B0D02	B0D01	B0D00	XXXX XXXX	46, 230
BODLC(7)	_	RTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0	-xxx xxxx	46, 230
BOEIDL(7)	EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0	xxxx xxxx	46, 230
BOEIDH(7)	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8	xxxx xxxx	46, 230
BOSIDL ⁽⁷⁾	SID2	SID1	SID0	SRR	EXID	_	EID17	EID16	xxxx x-xx	46, 230
BOSIDH(7)	SID10	SID9	SID8	SID7	SID6	SID5	SID4	SID3	xxxx xxxx	46, 230
B0CON ^(5, 7)	RXFUL/ TXBIF	RXM1/ TXABT	RTRRO/ TXLARB	FILHIT4/ TXERR	FILHIT3/ TXREQ	FILHIT2/ RTREN	FILHIT1/ TXPRI1	FILHIT0/ TXPRI0	0000 0000	46, 230
TXBIE ⁽⁷⁾	_	_	_	TXB2IE	TXB1IE	TXB0IE	_	_	0 00	46, 230
BIE0 ⁽⁷⁾	B5IE	B4IE	B3IE	B2IE	B1IE	BOIE	RXB1IE	RXB0IE	0000 0000	46, 230
BSEL0(7)	B5TXEN	B4TXEN	B3TXEN	B2TXEN	B1TXEN	B0TXEN	_	_	0000 00	46, 230
MSEL3(7)	FIL15_1	FIL15_0	FIL14_1	FIL14_0	FIL13_1	FIL13_0	FIL12_1	FIL12_0	0000 0000	46, 230
MSEL2(7)	FIL11_1	FIL11_0	FIL10_1	FIL10_0	FIL9_1	FIL9_0	FIL8_1	FIL8_0	0000 0000	46, 230
MSEL1(7)	FIL7_1	FIL7_0	FIL6_1	FIL6_0	FIL5_1	FIL5_0	FIL4_1	FIL4_0	0000 0101	46, 230
MSEL0(7)	FIL3_1	FIL3_0	FIL2_1	FIL2_0	FIL1_1	FIL1_0	FIL0_1	FIL0_0	0101 0000	46, 230
SDFLC ⁽⁷⁾	_	—	—	DFLC4	DFLC3	DFLC2	DFLC1	DFLC0	0 0000	46, 230
RXFCON1(7)	RXF15EN	RXF14EN	RXF13EN	RXF12EN	RXF11EN	RXF10EN	RXF9EN	RXF8EN	0000 0000	46, 230
RXFCON0(7)	RXF7EN	RXF6EN	RXF5EN	RXF4EN	RXF3EN	RXF2EN	RXF1EN	RXF0EN	0011 1111	47, 230
1	1	i	1			i			1	1

TABLE 4-3: REGISTER FILE SUMMARY (CONTINUED)

 $\label{eq:Legend: Legend: Legend: Legend: u = unchanged, -= unimplemented, q = value depends on condition$

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

7: This register reads all '0's until the ECAN module is set up in Mode 1 or Mode 2.

EECON1 RI	EGISTER	R (ADDRE	SS FA6h)						
R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0		
EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD		
bit 7							bit 0		
EEPGD: Fla	sh Progra	m or Data E	EPROM Me	emory Select bi	it				
		0							
				memory					
Unimpleme	nted: Rea	id as '0'							
FREE: Flash	n Row Era	se Enable b	it						
 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 									
WRERR: Fla	ash Progra	am/Data EE	PROM Erro	r Flag bit					
(any Re	set during	self-timed p	programmin		eration)				
				GD and CFGS	bits are not	t cleared. T	his allows		
WREN: Flas	h Progran	n/Data EEPI	ROM Write	Enable bit					
		e EEPROM							
			, .						
 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 									
RD: Read C	ontrol bit								
can only	 1 = Initiates an EEPROM read. (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read 								
Legend:									
R = Readabl	e bit	U = Unimp	plemented b	it, read as '0'					
W = Writable	e bit	S = Settab	ole bit		- n = V	/alue after e	erase		
	R/W-x EEPGD bit 7 EEPGD: Flat 1 = Access 0 = Access CFGS: Flast 1 = Access 0 = Access Unimpleme FREE: Flast 1 = Erase th (cleared) 0 = Perform WRERR: Flast 1 = A write 4 (any Re 0 = The write Note: M WREN: Flast 1 = Allows M 0 = Inhibits WR: Write C 1 = Initiates cycle. (complet 0 = Write cy RD: Read C 1 = Initiates can only 0 = Does not	R/W-x R/W-x EEPGD CFGS bit 7 EEPGD: Flash Program 1 = Access Flash program 1 = Access configuration 0 = Access data EEP CFGS: Flash Program 1 = Access configuration 0 = Access Flash program 1 = Access configuration 0 = Access Flash Program 1 = Erase the program (cleared by compliant) 0 = Perform write only WRERR: Flash Program 1 = A write operation (any Reset during) 0 = The write operation (any Reset during) 0 = Inhibits write to th WR: Write Control bit 1 = Initiates a data E cycle. (The operation (The operation) 0 = Write cycle to the RD: Read Control bit 1 = Initiates an EEPR (C	R/W-x R/W-x U-0 EEPGD CFGS — bit 7 EEPGD: Flash Program or Data E 1 = Access Flash program memo 0 = Access data EEPROM memo CFGS: Flash Program/Data EEPR 1 = Access configuration registers 0 = Access Flash program /Data EEPR 1 = Access configuration registers 0 = Access Flash program or data Unimplemented: Read as '0' FREE: Flash Row Erase Enable b 1 = Erase the program memory registers 0 = Perform write only WRERR: Flash Program/Data EEP 1 = A write operation is premature (any Reset during self-timed p 0 = The write operation complete Note: When a WRERR occut tracing of the error cor WREN: Flash Program/Data EEPI 1 = Allows write cycles 0 = Inhibits write to the EEPROM WR: Write Control bit 1 = Initiates a data EEPROM read. (Fican onli) 0 = Write cycle to the EEPROM is RD: Read Control bit 1 = Initiates an EEPROM read. (Fican only be set (not cleared) is 0 = Does not initiate an EEPROM 0 = Does not initiate an EEPROM 0 = Does not inititate	EEPGD CFGS — FREE bit 7 EEPGD: Flash Program or Data EEPROM Met 1 = Access Flash program memory 0 = Access data EEPROM memory CFGS: Flash Program/Data EEPROM or Con 1 = Access configuration registers 0 = Access Flash program or data EEPROM Unimplemented: Read as '0' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addresses (cleared by completion of erase operation 0 = Perform write only WRERR: Flash Program/Data EEPROM Error 1 = A write operation is prematurely terminate (any Reset during self-timed programmin) 0 = The write operation completed Note: When a WRERR occurs, the EEP tracing of the error condition. WREN: Flash Program/Data EEPROM Write I 1 = Allows write cycles 0 = Inhibits write to the EEPROM WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycycycle. (The operation is self-timed and complete. The WR bit can only be set (not complete) 0 = Write cycle to the EEPROM is complete RD: Read Control bit 1 = Initiates an EEPROM read. (Read takes of can only be set (not cleared) in software. 0 = Does not initiate an EEPROM read	R/W-x R/W-x U-0 R/W-0 R/W-x EEPGD CFGS — FREE WRERR bit 7 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program or Data EEPROM or Configuration Select 1 = Access configuration registers 0 = Access Flash program or data EEPROM memory Unimplemented: Read as '0' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR (cleared by completion of erase operation) 0 = Perform write only WRERR: Flash Program/Data EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation (cleared by completed) Note: When a WRERR occurs, the EEPGD and CFGS tracing of the error condition. WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM Write Control bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM erase/write cycle or a program cycle. (The operation is self-timed and the bit is clear complete. The WR bit can only be set (not cleared) in sci 0 = Write cycle to the EEPROM read. (Read takes one cycle. RD is can only be set (not cleared) in sci war can only be set (not cleared) in software. RD bit cannot 10 <td< td=""><td>R/W-x R/W-x U-0 R/W-a R/W-x R/W-0 EEPGD CFGS - FREE WRERR WREN bit 7 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory 0 = Access data EEPROM memory CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access configuration registers 0 = Access Flash program or data EEPROM memory Unimplemented: Read as 'o' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next (cleared by completion of erase operation) 0 = Perform write only WRERR: Flash Program/Data EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD and CFGS bits are not tracing of the error condition. WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM Wre: Write Control bit 1 = Initiates a data EEPROM read. (Read takes one cycle. RD is cleared in complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM read. Read Control bit 1 = Initiates</td><td>R/W-x R/W-x U-0 R/W-x R/W-x R/W-0 R/S-0 EEPGD CFGS – FREE WRERR WREN WR bit 7 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access flash program memory 0 = Access data EEPROM memory CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access configuration registers 0 = Access Flash program or data EEPROM memory Unimplemented: Read as '0' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR comm (cleared by completion of erase operation) 0 = Perform write only WRERR: Flash Program/Data EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. T tracing of the error condition. WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM WR: Write Control bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM erase/write cycle or a program memory erase cycle cycle. (The oper</td></td<>	R/W-x R/W-x U-0 R/W-a R/W-x R/W-0 EEPGD CFGS - FREE WRERR WREN bit 7 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access Flash program memory 0 = Access data EEPROM memory CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access configuration registers 0 = Access Flash program or data EEPROM memory Unimplemented: Read as 'o' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next (cleared by completion of erase operation) 0 = Perform write only WRERR: Flash Program/Data EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD and CFGS bits are not tracing of the error condition. WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM Wre: Write Control bit 1 = Initiates a data EEPROM read. (Read takes one cycle. RD is cleared in complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM read. Read Control bit 1 = Initiates	R/W-x R/W-x U-0 R/W-x R/W-x R/W-0 R/S-0 EEPGD CFGS – FREE WRERR WREN WR bit 7 EEPGD: Flash Program or Data EEPROM Memory Select bit 1 = Access flash program memory 0 = Access data EEPROM memory CFGS: Flash Program/Data EEPROM or Configuration Select bit 1 = Access configuration registers 0 = Access Flash program or data EEPROM memory Unimplemented: Read as '0' FREE: Flash Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR comm (cleared by completion of erase operation) 0 = Perform write only WRERR: Flash Program/Data EEPROM Error Flag bit 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. T tracing of the error condition. WREN: Flash Program/Data EEPROM Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM WR: Write Control bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM erase/write cycle or a program memory erase cycle cycle. (The oper		

'0' = Bit is cleared

RE

'1' = Bit is set

x = Bit is unknown

EXAIVIFLE J-J.		ING TO TEACHT ROOM	
ERASE BLOCK			
-	MOVLW	upper(CODE ADDR)	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	high(CODE ADDR)	, address of the memory stock
		-	
	MOVWF	TBLPTRH	
	MOVLW	low(CODE_ADDR)	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
		INTCON, GIE	
	BCF	,	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55H
Required	MOVLW	0AAh	
Sequence	MOVWF	EECON2	; write AAH
	BSF	EECON1, WR	; start erase (CPU stall)
	NOP		
	BSF	INTCON, GIE	; re-enable interrupts
		1.1000, 015	· · · · · · · · · · · · · · · · · · ·
	TBLRD*-		; dummy read decrement
WRITE_BUFFER_E			
	MOVLW	8	; number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI	
	MOVLW	high(BUFFER_ADDR)	; point to buffer
	MOVWF	FSROH	
	MOVLW	low(BUFFER ADDR)	
	MOVWF	FSROL	
PROGRAM LOOP		1 Bito L	
TROOMEN_BOOT	MOVLW	8	; number of bytes in holding register
	MOVIW	° COUNTER	; number of bytes in notating register
		COUNTER	
WRITE_WORD_TO_	-		
	MOVFW	POSTINCO, W	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until buffers are full
	BRA	WRITE WORD TO HREGS	-
PROGRAM MEMORY			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	,	
		EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	
	MOVWF	EECON2	; write 55h
Required	MOVLW	0AAh	
Sequence	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start program (CPU stall)
	NOP		
	BSF	INTCON, GIE	; re-enable interrupts
	DECFSZ	COUNTER HI	; loop until done
	BRA	—	, roop anerr done
		PROGRAM_LOOP	dischills and the the memory
	BCF	EECON1, WREN	; disable write to memory
L			

EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

5.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

5.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

5.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 24.0 "Special Features of the CPU" for more detail.

5.6 Flash Program Operation During Code Protection

See Section 24.0 "Special Features of the CPU" for details on code protection of Flash program memory.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
TBLPTRU	_		bit 21	Program (TBLPTR	Memory Tal <20:16>)	ble Pointer	00 0000	00 0000		
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)									0000 0000
TBLPTRL	Program Memory Table Pointer High Byte (TBLPTR<7:0>)								0000 0000	0000 0000
TABLAT	Program N	lemory Table	Latch						0000 0000	0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 0000	0000 0000
EECON2	EEPROM	Control Regi	ster 2 (not	a physica	l register)				—	—
EECON1	EEPGD	CFGS		FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
IPR2	—	CMIP	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	-1-1 1111	-1-1 1111
PIR2	_	CMIF		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	-0-0 0000	-0-0 0000
PIE2	_	CMIE	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	-0-0 0000	-0-0 0000

TABLE 5-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

 $\label{eq:Legend: Legend: Legend: Legend: r = normalized are not used during Flash/EEPROM access.}$

REGISTER 9-3

INTCON3	REGISTER	र							
R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF		
bit 7							bit 0		
	T2 External	Interrupt Pri	ority bit						
1 = High p 0 = Low pr	,								
•	T1 External	Intorrunt Pri	ority bit						
1 = High pi		interrupt Ph							
0 = Low pr									
INT3IE: INT	NT3IE: INT3 External Interrupt Enable bit								
	= Enables the INT3 external interrupt								
	0 = Disables the INT3 external interrupt								
	T2 External	•							
	es the INT2 e es the INT2								
	T1 External		•						
	es the INT1 e	•							
	es the INT1								
INT3IF: INT	F3 External I	Interrupt Fla	g bit						
			· ·	t be cleared	in software)				
	T3 external								
	T2 External I	•	0						
	T2 external		· ·	t be cleared	in software)				
	T1 External I								
		•	0	t be cleared	in software)				
0 = The IN	T1 external	interrupt did	I not occur		,				
Legend:									
R = Reada			Vritable bit		•	bit, read as			
- n = Value	at POR	'1' = E	Bit is set	'0' = Bit i	s cleared	x = Bit is u	nknown		

Interrupt flag bits are set when an interrupt condition occurs regardless of the state Note: of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

FIGURE 10-6: BLOCK DIAGRAM OF RB2:RB0 PINS





FIGURE 10-7: BLOCK DIAGRAM OF RB3 PIN



10.8 PORTH, LATH and TRISH Registers

Note:	PORTH is available only on PIC18F8X8X
	devices.

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding data direction register is TRISH. Setting a TRISH bit (= 1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISH bit (= 0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

Read-modify-write operations on the LATH register read and write the latched output value for PORTH.

Pins RH7:RH4 are multiplexed with analog inputs AN15:AN12. Pins RH3:RH0 are multiplexed with the system bus as the external memory interface; they are the high-order address bits, A19:A16. By default, pins RH7:RH4 are enabled as A/D inputs and pins RH3:RH0 are enabled as the system address bus. Register ADCON1 configures RH7:RH4 as I/O or A/D inputs. Register MEMCON configures RH3:RH0 as I/O or system bus pins.

Pins RH7 and RH6 can be configured as the alternate peripheral pins for CCP1 PWM output P1B and P1C, respectively. This is done by clearing the configuration bit ECCPMX, in configuration register CONFIG3H (CONFIG3H<1>).

Note 1:		Power-on				
			ult to A/D inputs and			
	as 'o)'.				

2: On Power-on Reset, PORTH pins RH3:RH0 default to system bus signals.

EXAMPLE 10-8: INITIALIZING PORTH

CLRF	PORTH	; Initialize PORTH by ; clearing output
		; data latches
CLRF	LATH	; Alternate method
		; to clear output
		; data latches
MOVLW	0Fh	;
MOVWF	ADCON1	;
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISH	; Set RH3:RH0 as inputs
		; RH5:RH4 as outputs
		; RH7:RH6 as inputs

FIGURE 10-22: RH3:RH0 PINS BLOCK DIAGRAM IN I/O MODE





FIGURE 10-23: RH7:F

RH7:RH4 PINS BLOCK DIAGRAM IN I/O MODE




13.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to 0FFh upon Reset.



13.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the synchronous serial port module which optionally uses it to generate the shift clock.



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		Valu all c Res	other
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	0000	0000	0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111	1111	1111	1111
TMR2	Timer2 Mo	dule Register	•						0000	0000	0000	0000
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
PR2	Timer2 Period Register								1111	1111	1111	1111

TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

REGISTER 15-2: CCP2CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DC2B1:DC2B0: PWM Duty Cycle bit 1 and bit 0

Capture mode: Unused. Compare mode:

Unused. PWM mode:


These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPR2L.

bit 3-0 CCP2M3:CCP2M0: CCP2 Mode Select bits


- 0000 = Capture/Compare/PWM off (resets CCP2 module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode, initialize CCP pin low, on compare match force CCP pin high
- ${\tt 1001}$ = Compare mode, initialize CCP pin high, on compare match force CCP pin low
- ${\tt 1010}$ = Compare mode, generate software interrupt only, CCP pin is unaffected
- 1011 = Compare mode, trigger special event, resets TMR1 or TMR3 and starts A/D conversion if A/D module is enabled
- 11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown









© 2003-2013 Microchip Technology Inc.

17.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit is set or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on Start and Stop bit conditions.


Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDA and SCL.
- 2. Assert a Repeated Start condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a Stop condition on SDA and SCL.

Note: The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPBUF register to initiate transmission before the Start condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP interrupt flag bit, SSPIF, to be set (SSP interrupt if enabled):

- · Start Condition
- Stop Condition
- Data Transfer Byte Transmitted/Received
- Acknowledge Transmit
- Repeated Start



18.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 18-5. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an asynchronous reception:

- Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

18.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an asynchronous reception with address detect enable:

 Initialize the SPBRGH:SPBRG registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate..

Note:	
	SPBRGH:SPBRG must be more than '1'.

- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RCIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCIE and GIE bits are set.
- Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 18-5: USART RECEIVE BLOCK DIAGRAM

19.3 Selecting and Configuring Automatic Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set.

When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This occurs when the ACQT2:ACQT0 bits (ADCON2<5:3>) remain in their Reset state ('000') and is compatible with devices that do not offer programmable acquisition times.

If desired, the ACQT bits can be set to select a programmable acquisition time for the A/D module. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set, and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

19.4 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc32 Tosc
- 16 Tosc64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible but greater than the minimum TAD (approximately 2 μ s, see parameter 130 for more information).

Table 19-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

19.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers control the operation of the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume current out of the device's specification limits.

AD Clock So	urce (TAD)	Maximum Device Frequency		
Operation	ADCS2:ADCS0	PIC18FXX80/XX85	PIC18LFXX80/XX85	
2 Tosc	000	1.25 MHz	666 kHz	
4 Tosc	100	2.50 MHz	1.33 MHz	
8 Tosc	001	5.00 MHz	2.66 MHz	
16 Tosc	101	10.0 MHz	5.33 MHz	
32 Tosc	010	20.0 MHz	10.65 MHz	
64 Tosc	110	40.0 MHz	21.33 MHz	
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾	

TABLE 19-1: TAD VS. DEVICE OPERATING FREQUENCIES

Note 1: The RC source has a typical TAD time of 4 µs.

2: The RC source has a typical TAD time of 6 µs.


3: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.

20.2 Comparator Operation

A single comparator is shown in Figure 20-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 20-2 represent the uncertainty due to input offsets and response time.

20.3 Comparator Reference

An external or internal reference signal may be used depending on the Comparator Operating mode. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 20-2).



20.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

20.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 21.0 "Comparator Voltage Reference Module" contains a detailed description of the comparator voltage reference module that provides this signal. The internal reference signal is used when comparators are in mode CM<2:0> = 110 (Figure 20-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

20.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (Section 27.0 "Electrical Characteristics").

20.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 20-3 shows the comparator output block diagram.

The TRISA bits will still function as an output enable/disable for the RF1 and RF2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.

EXAMPLE 23-2: WIN AND ICODE BITS USAGE IN INTERRUPT SERVICE ROUTINE TO ACCESS TX/RX BUFFERS (CONTINUED)

ErrorInterrupt			
BCF PIR3,	, ERRIF	;	Clear the interrupt flag
		;	Handle error.
RETFIE			
TXB2Interrupt			
	, TXB2IF	;	Clear the interrupt flag
GOTO Acces	ssBuffer		
TXB1Interrupt			
BCF PIR3,	•	;	Clear the interrupt flag
GOTO Acces	ssBuffer		
TXB0Interrupt			
BCF PIR3	, TXBOIF	;	Clear the interrupt flag
GOTO Acces	ssBuffer		
RXB1Interrupt			
BCF PIR3,	•	;	Clear the interrupt flag
GOTO Acces	ssbuffer		
RXB0Interrupt			
BCF PIR3,	, RXB0IF	;	Clear the interrupt flag
GOTO Acces	ssBuffer		
AccessBuffer		;	This is either TX or RX interrupt
; Copy CANST	AT.ICODE bits to CANCON.W	IIN	bits
MOVF Tempo	CANCON, W	;	Clear CANCON.WIN bits before copying
		;	new ones.
ANDLW B'111	110001'	;	Use previously saved CANCON value to
		;	make sure same value.
MOVWF Temp	CANCON	;	Copy masked value back to TempCANCON
MOVF Temp	CANSTAT, W	;	Retrieve ICODE bits
ANDLW B'000	001110'	;	Use previously saved CANSTAT value
		;	to make sure same value.
IORWF Temp(CANCON	;	Copy ICODE bits to WIN bits.
MOVFF Temp	CANCON, CANCON	;	Copy the result to actual CANCON
; Access cur	rent buffer		
; User code			
; Restore CA	NCON.WIN bits		
MOVF CANCO	ON, W	;	Preserve current non WIN bits
ANDLW B'111	110001′		
IORWF Temp	CANCON	;	Restore original WIN bits
; Do not nee	d to restore CANSTAT - it	i	s read-only register.
; Return fro	m interrupt or check for	an	other module interrupt source

REGISTER 23-26: BnSIDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 01^{(1)}$

	LOW BITE IN RECEIVE MODE [$0 \le 11 \le 3$, TRIEN (BSELO(112)) = 0].									
	R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x		
	SID2	SID1	SID0	SRR	EXID		EID17	EID16		
	bit 7							bit 0		
bit 7-5										
bit 4	Extended Identifier bits EID20:EID18, if EXID = 1. SRR: Substitute Remote Transmission Request bit (only when EXID = 1) 1 = Remote transmission request occurred 0 = No remote transmission request occurred									
bit 3	EXID: Extended Identifier Enable bit 1 = Received message is an extended identifier frame, SID10:SID0 are EID28:EID18 0 = Received message is a standard identifier frame									
bit 2	Unimplem	ented: Rea	d as '0'							
bit 1-0	EID17:EID	16: Extende	d Identifier b	oits						
	Note 1:	These regi	sters are ava	ailable in Mo	de 1 and 2 d	only.				

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

					-,	(,				
	R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x			
	SID2	SID1	SID0	_	EXIDE	—	EID17	EID16			
	bit 7							bit 0			
bit 7-5	it 7-5 SID2:SID0: Standard Identifier bits, if EXIDE = 0; Extended Identifier bits EID20:EID18, if EXIDE = 1.										
bit 4	Unimplem	ented: Rea	d as '0'								
bit 3	EXIDE: Ex	EXIDE: Extended Identifier Enable bit									
	1 = Received message is an extended identifier frame, SID10:SID0 are EID28:EID18 0 = Received message is a standard identifier frame										
bit 2	Unimplemented: Read as '0'										
bit 1-0	EID17:EID16: Extended Identifier bits										
	Note 1: These registers are available in Mode 1 and 2 only.										
	Legend:										

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

23.10 Synchronization

To compensate for phase shifts between the oscillator frequencies of each of the nodes on the bus, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Sync_Seg). The circuit will then adjust the values of Phase Segment 1 and Phase Segment 2 as necessary. There are two mechanisms used for synchronization.

23.10.1 HARD SYNCHRONIZATION

Hard synchronization is only done when there is a recessive to dominant edge during a bus Idle condition, indicating the start of a message. After hard synchronization, the bit time counters are restarted with Sync_Seg. Hard synchronization forces the edge which has occurred to lie within the synchronization segment of the restarted bit time. Due to the rules of synchronization, if a hard synchronization occurs there will not be a resynchronization within that bit time.

23.10.2 RESYNCHRONIZATION

As a result of resynchronization, Phase Segment 1 may be lengthened or Phase Segment 2 may be shortened. The amount of lengthening or shortening of the phase buffer segments has an upper bound given by the Synchronization Jump Width (SJW). The value of the SJW will be added to Phase Segment 1 (see Figure 23-5) or subtracted from Phase Segment 2 (see Figure 23-6). The SJW is programmable between 1 To and 4 To.

Clocking information will only be derived from recessive to dominant transitions. The property that only a fixed maximum number of successive bits have the same value, ensures resynchronization to the bit stream during a frame. The phase error of an edge is given by the position of the edge relative to Sync_Seg, measured in Tq. The phase error is defined in magnitude of Tq as follows:

- e = 0 if the edge lies within Sync_Seg.
- e > 0 if the edge lies before the sample point.
- e < 0 if the edge lies after the sample point of the previous bit.

If the magnitude of the phase error is less than, or equal to the programmed value of the synchronization jump width, the effect of a resynchronization is the same as that of a hard synchronization.

If the magnitude of the phase error is larger than the synchronization jump width, and if the phase error is positive, then Phase Segment 1 is lengthened by an amount equal to the synchronization jump width.

If the magnitude of the phase error is larger than the resynchronization jump width, and if the phase error is negative, then Phase Segment 2 is shortened by an amount equal to the synchronization jump width.

23.10.3 SYNCHRONIZATION RULES

- Only one synchronization within one bit time is allowed.
- An edge will be used for synchronization only if the value detected at the previous sample point (previously read bus value) differs from the bus value immediately after the edge.
- All other recessive to dominant edges fulfilling rules 1 and 2 will be used for resynchronization, with the exception that a node transmitting a dominant bit will not perform a resynchronization as a result of a recessive to dominant edge with a positive phase error.

27.3 DC Characteristics: PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial)

DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)}\\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial}\\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
	VIL	Input Low Voltage					
		I/O ports:					
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V	
D030A			_	0.8	V	$4.5V \le VDD \le 5.5V$	
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V		
D032		MCLR	Vss	0.2 Vdd	V		
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 Vdd	V		
D033		OSC1 (in RC and EC mode) ⁽¹⁾	Vss	0.2 Vdd	V		
	VIH	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	0.25 VDD + 0.8V	Vdd	V	Vdd < 4.5V	
D040A			2.0	Vdd	V	$4.5V \le V \text{DD} \le 5.5V$	
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V		
D042		MCLR, OSC1 (EC mode)	0.8 Vdd	Vdd	V		
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7 Vdd	Vdd	V		
D043		OSC1 (RC mode) ⁽¹⁾	0.9 Vdd	Vdd	V		
	lı∟	Input Leakage Current ^(2,3)					
D060		I/O ports	-	±1	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in at high-impedance} \end{split}$	
D061		MCLR		±5	μA	$Vss \le VPIN \le VDD$	
D063		OSC1		± 5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$	
	IPU	Weak Pull-up Current					
D070	IPURB	PORTB weak pull-up current	50	400	μA	VDD = 5V, VPIN = VSS	

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

27.4 AC (Timing) Characteristics

27.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	8	3. Tcc:s⊤	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (high-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		




TABLE 27-26: A/D CONVERSION REQUIREMENTS

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC18FXX8X	1.6	20 ⁽⁵⁾	μS	Tosc based, VREF $\geq 3.0V$
			PIC18LFXX8X	3.0	20 ⁽⁵⁾	μS	TOSC based, VREF full range
			PIC18FXX8X	2.0	6.0	μs	A/D RC mode
			PIC18LFXX8X	3.0	9.0	μs	A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) (Note 1)		11	12	TAD	
132	TACQ	Acquisition Time (Note 3)		15 10	_	μS μS	$-40^{\circ}C \le Temp \le +125^{\circ}C$ $0^{\circ}C \le Temp \le +125^{\circ}C$
135	Tswc	Switching Time from (Convert \rightarrow Sample		(Note 4)		
136	Тамр	Amplifier Settling Time (Note 2)		1	_	μs	This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 5 mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 19.0 "10-bit Analog-to-Digital Converter (A/D) Module" for minimum conditions when input voltage has changed more than 1 LSb.

- **3:** The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (AVDD to AVss, or AVss to AVDD). The source impedance (*Rs*) on the input channels is 50Ω.
- 4: On the next Q4 cycle of the device clock.
- 5: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.