



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Betuilis                   |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 40MHz   |
| Connectivity               | CANbus, I <sup>2</sup> C, SPI, UART/USART                                 |
| Peripherals                | Brown-out Detect/Reset, LVD, POR, PWM, WDT                                |
| Number of I/O              | 52  |
| Program Memory Size        | 64KB (32K x 16)   |
| Program Memory Type        | FLASH   |
| EEPROM Size                | 1K x 8  |
| RAM Size                   | 3.25K x 8   |
| Voltage - Supply (Vcc/Vdd) | 2V ~ 5.5V   |
| Data Converters            | A/D 16x10b  |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 68-LCC (J-Lead)   |
| Supplier Device Package    | 68-PLCC (24.23x24.23)   |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic18lf6680-i-l |
|                            |   |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### 2.6.2 OSCILLATOR TRANSITIONS


PIC18F6585/8585/6680/8680 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

A timing diagram, indicating the transition from the main oscillator to the Timer1 oscillator, is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS0 bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.


The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place.

If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator start-up time (TOST) has occurred. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes, is shown in Figure 2-9.





#### FIGURE 2-9: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS, XT, LP)



### 5.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation cannot be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

#### 5.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)


The program memory space is 16 bits wide, while the data RAM space is 8-bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and places it into the data RAM space. Figure 5-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 5.5 "Writing to Flash Program Memory"**. Figure 5-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.

FIGURE 5-1: TABLE READ OPERATION



| REGISTER 7-1: | EECON1  | REGISTER                                      | (ADDRES       | SS FA6h)      |                |              |               |              |
|---------------|---|---|---------------|---------------|----------------|--------------|---------------|--------------|
|               | R/W-x   | R/W-x   | U-0           | R/W-0         | R/W-x          | R/W-0        | R/S-0         | R/S-0        |
|               | EEPGD   | CFGS  | —             | FREE          | WRERR          | WREN         | WR            | RD           |
|               | bit 7   |   |               |               |                |              |               | bit 0        |
| bit 7         | EEPGD: Fi   | ash Progran                                   | n or Data EB  | EPROM Mer     | nory Select I  | oit          |               |              |
|               | 1 = Access  | s Flash prog<br>s data EEPR                   | ram memor     | /             |                |              |               |              |
| bit 6         | 1 = Access  | sh Program/<br>s configuratio<br>s Flash prog | on or calibra | tion register | S              |              |               |              |
| bit 5         | Unimpleme   | ented: Read                                   | <b>as</b> '0' |               |                |              |               |              |
| bit 4         | FREE: Flas  | sh Row Eras                                   | e Enable bit  | :             |                |              |               |              |
|               |   | d by comple                                   | -             |               | by TBLPTR      | t on the nex | t WR comm     | and          |
| bit 3         | WRERR: F  | lash Prograi                                  | m/Data EE E   | Error Flag bi | t              |              |               |              |
|               | <ul> <li>1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation)</li> <li>0 = The write operation completed</li> </ul>  |   |               |               |                |              |               | g self-timed |
|               |   | When a Wi<br>tracing of th                    |               | ,             | GD or FRE      | E bits are n | ot cleared.   | This allows  |
| bit 2         | WREN: Fla   | sh Program                                    | /Data EE W    | rite Enable b | oit            |              |               |              |
|               |   | write cycles<br>write to the                  |               |               |                |              |               |              |
| bit 1         | WR: Write   | Control bit                                   |               |               |                |              |               |              |
|               | <ul> <li>1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle.<br/>(The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)</li> <li>0 = Write cycle to the EEPROM is complete</li> </ul> |   |               |               |                |              |               | -            |
| bit 0         | RD: Read (  | Control bit                                   |               |               |                |              |               |              |
|               | <ul> <li>1 = Initiates an EEPROM read. (Read takes one cycle. RD is cleared in hardware. The RD bit<br/>can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)</li> </ul>   |   |               |               |                |              |               |              |
|               | 0 = Does n  | ot initiate ar                                | EEPROM        | read          |                |              |               |              |
|               | Legend:   |   |               |               |                |              |               |              |
|               | R = Readab  | ble bit                                       | U = Unim      | plemented b   | it, read as '0 | ,            |               |              |
|               | W = Writab  | le bit  | S = Settat    | ole bit       |                | - n =        | - Value after | rerase       |
|               | '1' = Bit is s  | et  | '0' = Bit is  | cleared       |                | x =          | Bit is unkno  | wn           |

| STER 9-6: | PIR3: PI  | ERIPHER  | AL INTERI   | RUPT REG   | QUEST (FL  | AG) REGIS             | TER 3             |                     |  |
|-----------|---|--|---|--|--|-----------------------|-------------------|---------------------|--|
|           | R/W-0   | R/W-0  | R/W-0   | R/W-0  | R/W-0  | R/W-0                 | R/W-0             | R/W-0               |  |
|           | IRXIF   | WAKIF  | ERRIF   | TXB2IF/<br>TXBnIF  | TXB1IF <sup>(1)</sup>                                    | TXB0IF <sup>(1)</sup> | RXB1IF/<br>RXBnIF | RXB0IF/<br>FIFOWMIF |  |
|           | bit 7   |  |   |  |  | -                     |                   | bit 0               |  |
| bit 7     | 1 = An inv  |  | ge has occu   | urred on the   | rupt Flag bit<br>CAN bus                                 |                       |                   |                     |  |
| bit 6     | 1 = Activit   | CAN bus Act<br>ty on CAN b<br>tivity on CA   | us has occ  | up Interrupt<br>urred  | Flag bit   |                       |                   |                     |  |
| bit 5     | 1 = An err  |  | irred in the  | -  | e (multiple so   | ources)               |                   |                     |  |
| bit 4     | <ul> <li>0 = No CAN module errors</li> <li>When CAN is in Mode 0:</li> <li>TXB2IF: CAN Transmit Buffer 2 Interrupt Flag bit</li> <li>1 = Transmit Buffer 2 has completed transmission of a message and may be reloaded</li> <li>0 = Transmit Buffer 2 has not completed transmission of a message</li> <li>When CAN is in Mode 1 or 2:</li> <li>TXBnIF: Any Transmit Buffer Interrupt Flag bit</li> <li>1 = One or more transmit buffers has completed transmission of a message and may be</li> </ul>  |  |   |  |  |                       |                   |                     |  |
|           |   | essage was   |   | 2> must be<br>d  |  |                       |                   |                     |  |
| bit 3     | 1 = Trans   | mit Buffer 1   | has comple  |  | ag bit <sup>(1)</sup><br>ission of a m<br>nsmission of a | 0                     | nay be relo       | aded                |  |
| bit 2     | 1 = Trans   | mit Buffer 0   | has comple  |  | ission of a m  | 0                     | nay be reloa      | aded                |  |
| bit 1     | <ul> <li>1 = Transmit Buffer 0 has completed transmission of a message and may be reloaded</li> <li>0 = Transmit Buffer 0 has not completed transmission of a message</li> <li>When CAN is in Mode 0:</li> <li><b>RXB1IF:</b> CAN Receive Buffer 1 Interrupt Flag bit</li> <li>1 = Receive Buffer 1 has received a new message</li> <li>0 = Receive Buffer 1 has not received a new message</li> <li>When CAN is in Mode 1 or 2:</li> <li><b>RXBnIF:</b> CAN Receive Buffer Interrupt Flag bit</li> <li>1 = One or more receive buffers has received a new message</li> <li>0 = No receive buffer has received a new message</li> </ul> |  |   |  |  |                       |                   |                     |  |
| bit 0     | When CA<br>RXB0IF: 0<br>1 = Recei<br>0 = Recei<br>When CA<br>Unimpler<br>When CA<br>FIFOWMI<br>1 = FIFO   | <u>N is in Mode</u><br>CAN Receiv<br>ve Buffer 0<br>ve Buffer 0<br><u>N is in Mode</u><br><u>nented:</u> Re<br><u>N is in Mode</u> | <u>e 0:</u><br>ve Buffer 0 l<br>has receive<br>has not rec<br><u>e 1:</u><br>ad as '0'<br><u>e 2:</u><br>ttermark Int<br>nark is reac | Interrupt Fla<br>Ind a new me<br>eived a new<br>eirupt Flag<br>hed | g bit <sup>(1)</sup><br>essage<br>v message              |                       |                   |                     |  |
|           | R = Read  | lable bit  | W =   | Writable bit   |  | nimplemente           | d bit, read a     | as '0'              |  |
|           | - n = Valu  | ie at POR  | '1' =   | Bit is set   | '0' = E  | lit is cleared        | x = Bit           | is unknown          |  |

R = Readable bit

- n = Value at POR

| REGISTER 9-8: | PIE2: PER   |                                 | INTERRU                          | PT ENABL      | E REGIST      | ER 2    |        |        |  |
|---------------|---|---------------------------------|----------------------------------|---------------|---------------|---------|--------|--------|--|
|               | U-0   | R/W-0                           | U-0                              | R/W-0         | R/W-0         | R/W-0   | R/W-0  | R/W-0  |  |
|               | —   | CMIE                            | —                                | EEIE          | BCLIE         | LVDIE   | TMR3IE | CCP2IE |  |
|               | bit 7   |                                 |                                  |               |               |         |        | bit 0  |  |
|               |   |                                 |                                  |               |               |         |        |        |  |
| bit 7         | Unimplem  | ented: Read                     | <b>d as</b> '0'                  |               |               |         |        |        |  |
| bit 6         | CMIE: Com   | nparator Inte                   | errupt Enable                    | e bit         |               |         |        |        |  |
|               |   |                                 | arator interru<br>arator interru |               |               |         |        |        |  |
| bit 5         | Unimplem  | ented: Read                     | <b>d as</b> '0'                  |               |               |         |        |        |  |
| bit 4         | EEIE: Data  | EEPROM/F                        | -lash Write (                    | Operation In  | nterrupt Enab | ole bit |        |        |  |
|               |   |                                 | operation inte<br>operation int  |               |               |         |        |        |  |
| bit 3         | BCLIE: Bu   | s Collision Ir                  | nterrupt Ena                     | uble bit      |               |         |        |        |  |
|               |   |                                 | ollision interr                  |               |               |         |        |        |  |
| bit 2         | LVDIE: Lov  | w-Voltage De                    | etect Interru                    | ipt Enable bi | t             |         |        |        |  |
|               |   |                                 | oltage Deteo/<br>oltage Dete     |               |               |         |        |        |  |
| bit 1         | TMR3IE: T   | MR3 Overflo                     | ow Interrupt                     | Enable bit    |               |         |        |        |  |
|               | 1 = Enables the TMR3 overflow interrupt<br>0 = Disables the TMR3 overflow interrupt |                                 |                                  |               |               |         |        |        |  |
| bit 0         | CCP2IE: C   | CP2 Interru                     | pt Enable bi                     | t             |               |         |        |        |  |
|               | 1 = Enables the CCP2 interrupt  |                                 |                                  |               |               |         |        |        |  |
|               | 0 = Disable   | 0 = Disables the CCP2 interrupt |                                  |               |               |         |        |        |  |
|               |   |                                 |                                  |               |               |         |        |        |  |
|               | Legend:   |                                 |                                  |               |               |         |        |        |  |

W = Writable bit

'1' = Bit is set

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

### 10.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 10-2: INITIALIZING PORTB

| CLRF  | PORTB | ; Initialize PORTB by<br>; clearing output |
|-------|-------|--|
|       |       | ; data latches                             |
| CLRF  | LATB  | ; Alternate method                         |
|       |       | ; to clear output                          |
|       |       | ; data latches                             |
| MOVLW | 0CFh  | ; Value used to                            |
|       |       | ; initialize data                          |
|       |       | ; direction                                |
| MOVWF | TRISB | ; Set RB<3:0> as inputs                    |
|       |       | ; RB<5:4> as outputs                       |
|       |       | ; RB<7:6> as inputs                        |
|       |       |  |

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

| Note: | On a Power-on Reset, these pins are |
|-------|-------------------------------------|
|       | configured as digital inputs.       |

Four of the PORTB pins (RB3:RB0) are the external interrupt pins, INT3 through INT0. In order to use these pins as external interrupts, the corresponding TRISB bit must be set to '1'.

The other four PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB port change interrupt with flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit, RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.


The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For PIC18FXX85 devices, RB3 can be configured by the configuration bit, CCP2MX, as the alternate peripheral pin for the CCP2 module. This is only available when the device is configured in Microprocessor, Microprocessor with Boot Block, or Extended Microcontroller Operating modes.

The RB5 pin is used as the LVP programming pin. When the LVP configuration bit is programmed, this pin loses the I/O function and becomes a programming test function.

Note: When LVP is enabled, the weak pull-up on RB5 is disabled.

#### FIGURE 10-5: BLOCK DIAGRAM OF RB7:RB4 PINS



Note 1:
 I/O pins have diode protection to VDD and VSS.

 2:
 To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RBPU bit (INTCON2<7>).

### 10.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISC bit (= 0)will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 10-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.


The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

RC1 is normally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

EXAMPLE 10-3: INITIALIZING PORTC

| CLRF  | PORTC | ; Initialize PORTC by<br>; clearing output<br>: data latches |
|-------|-------|--|
| a     |       |  |
| CLRF  | LATC  | ; Alternate method   |
|       |       | ; to clear output  |
|       |       | ; data latches   |
| MOVLW | 0CFh  | ; Value used to  |
|       |       | ; initialize data  |
|       |       | ; direction  |
| MOVWF | TRISC | ; Set RC<3:0> as inputs                                      |
|       |       | ; RC<5:4> as outputs   |
|       |       | ; RC<7:6> as inputs  |
|       |       |  |

### FIGURE 10-8: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



| Name    | Bit#  | Buffer Type | Function   |
|---------|-------|-------------|--|
| RJ0/ALE | bit 0 | ST          | Input/output port pin or address latch enable control for external memory interface. |
| RJ1/OE  | bit 1 | ST          | Input/output port pin or output enable control for external memory interface.        |
| RJ2/WRL | bit 2 | ST          | Input/output port pin or write low byte control for external memory interface.       |
| RJ3/WRH | bit 3 | ST          | Input/output port pin or write high byte control for external memory interface.      |
| RJ4/BA0 | bit 4 | ST          | Input/output port pin or byte address 0 control for external memory interface.       |
| RJ5/CE  | bit 5 | ST          | Input/output port pin or external memory chip enable.                                |
| RJ6/LB  | bit 6 | ST          | Input/output port pin or lower byte select control for external memory interface.    |
| RJ7/UB  | bit 7 | ST          | Input/output port pin or upper byte select control for external memory interface.    |

### TABLE 10-17: PORTJ FUNCTIONS

Legend: ST = Schmitt Trigger input

### TABLE 10-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ

| Name  | Bit 7                                     | Bit 6                     | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on<br>POR, BOR | Value on<br>all other<br>Resets |
|-------|---|---------------------------|-------|-------|-------|-------|-------|-------|----------------------|---------------------------------|
| PORTJ | Read PORTJ pin/Write PORTJ Data Latch     |                           |       |       |       |       |       |       | xxxx xxxx            | uuuu uuuu                       |
| LATJ  | LATJ Da                                   | LATJ Data Output Register |       |       |       |       |       |       |                      | uuuu uuuu                       |
| TRISJ | Data Direction Control Register for PORTJ |                           |       |       |       |       |       |       | 1111 1111            | 1111 1111                       |

**Legend:** x = unknown, u = unchanged

'0' = Bit is cleared

x = Bit is unknown

| REGISTER 10-1: | PSPCON  | REGISTER  | ર               |              |          |           |                |       |  |  |
|----------------|---|---|-----------------|--------------|----------|-----------|----------------|-------|--|--|
|                | R-0   | R-0   | R/W-0           | R/W-0        | U-0      | U-0       | U-0            | U-0   |  |  |
|                | IBF   | OBF   | IBOV            | PSPMODE      | _        | —         | —              | _     |  |  |
|                | bit 7   |   |                 |              |          |           |                | bit 0 |  |  |
| bit 7          | 1 = A data  | <ul> <li>IBF: Input Buffer Full Status bit</li> <li>1 = A data byte has been received and is waiting to be read by the CPU</li> <li>0 = No data byte has been received</li> </ul> |                 |              |          |           |                |       |  |  |
| bit 6          | <b>OBF:</b> Output Buffer Full Status bit<br>1 = The output buffer still holds a previously written data byte<br>0 = The output buffer has been read  |   |                 |              |          |           |                |       |  |  |
| bit 5          | <ul> <li><b>IBOV:</b> Input Buffer Overflow Detect bit</li> <li>1 = A write occurred when a previously input data byte has not been read<br/>(must be cleared in software)</li> <li>0 = No overflow occurred</li> </ul> |   |                 |              |          |           |                |       |  |  |
| bit 4          | <b>PSPMODE</b> : Parallel Slave Port Mode Select bit<br>1 = Parallel Slave Port mode<br>0 = General Purpose I/O mode  |   |                 |              |          |           |                |       |  |  |
| bit 3-0        | Unimplem  | ented: Rea  | <b>d as</b> '0' |              |          |           |                |       |  |  |
|                | Legend:   |   |                 |              |          |           |                |       |  |  |
|                | R = Reada   | ble bit   | W = V           | Vritable bit | U = Unim | plemented | bit, read as ' | 0'    |  |  |

| FIGURE 10-29: | PARALLEL SLAVE PORT WRITE WAVEFORMS |
|---------------|-------------------------------------|
|---------------|-------------------------------------|

- n = Value at POR

|            | Q1   Q2   Q3   Q4 Q1   Q2   Q3 | Q4          | Q1   Q2   Q3   Q4 |
|------------|--------------------------------|-------------|-------------------|
|            |                                |             | 1<br>1<br>1<br>1  |
| WR         |                                | /<br>/<br>  | 1<br>1<br>1       |
| RD         |                                | 1<br>       |                   |
| PORTD<7:0> |                                | 1<br>1<br>1 | 1<br>1<br>1<br>1  |
| IBF        |                                | /           | ,<br> <br> <br>   |
| OBF        |                                | 1<br>1<br>1 | 1<br>1<br>1<br>1  |
| PSPIF      |                                | /           | 1                 |
|            |                                |             |                   |

'1' = Bit is set

| GISTER 23-4: | COMSTAT:   | COMMUNIC   | ATION S    | TATUS RE    | GISTER   |             |              |             |  |  |  |  |
|--------------|--|--|------------|-------------|----------|-------------|--------------|-------------|--|--|--|--|
|              | R/C-0  | R/C-0  | R-0        | R-0         | R-0      | R-0         | R-0          | R-0         |  |  |  |  |
| Mode 0       | RXB00VFL   | RXB10VFL   | ТХВО       | TXBP        | RXBP     | TXWARN      | RXWARN       | EWARN       |  |  |  |  |
|              | U-0  | R/C-0  | R-0        | R-0         | R-0      | R-0         | R-0          | R-0         |  |  |  |  |
| Mode 1       | <u> </u>   | RXBnOVFL   | TXB0       | TXBP        | RXBP     | TXWARN      | RXWARN       | EWARN       |  |  |  |  |
|              |  | TO BIOTIE  | in Bo      | 17(B)       | TOUDI    | 17(17) 444  | 10,000,000   | 210,000     |  |  |  |  |
| Mode 2       | R/C-0  | R/C-0  | R-0        | R-0         | R-0      | R-0         | R-0          | R-0         |  |  |  |  |
|              | FIFOEMPTY  | RXBnOVFL   | ТХВО       | TXBP        | RXBP     | TXWARN      | RXWARN       | EWARN       |  |  |  |  |
|              | bit 7  |  |            |             |          |             |              | bit 0       |  |  |  |  |
| bit 7        | Mode 0 <sup>.</sup>  |  |            |             |          |             |              |             |  |  |  |  |
| bit /        |  | Mode 0:<br>RXB00VFL: Receive Buffer 0 Overflow bit                               |            |             |          |             |              |             |  |  |  |  |
|              | 1 = Receive Buffer 0 overflowed  |  |            |             |          |             |              |             |  |  |  |  |
|              | 0 = Receive Buffer 0 has not overflowed  |  |            |             |          |             |              |             |  |  |  |  |
|              | Mode 1:  |  |            |             |          |             |              |             |  |  |  |  |
|              | Unimplemented: Read as '0'   |  |            |             |          |             |              |             |  |  |  |  |
|              | Mode 2:  |  |            |             |          |             |              |             |  |  |  |  |
|              | FIFOEMPTY: FIFO Not Empty bit  |  |            |             |          |             |              |             |  |  |  |  |
|              | <ol> <li>= Receive FIFO is not empty</li> <li>= Receive FIFO is empty</li> </ol>                     |  |            |             |          |             |              |             |  |  |  |  |
| bit 6        | Mode 0:  |  |            |             |          |             |              |             |  |  |  |  |
|              | RXB10VFL: Receive Buffer 1 Overflow bit  |  |            |             |          |             |              |             |  |  |  |  |
|              | 1 = Receive Buffer 1 overflowed  |  |            |             |          |             |              |             |  |  |  |  |
|              | 0 = Receive Buffer 1 has not overflowed<br>Mode 1 2  |  |            |             |          |             |              |             |  |  |  |  |
|              | Mode 1, 2:<br>RXBnOVFL: Receive Buffer Overflow bit  |  |            |             |          |             |              |             |  |  |  |  |
|              | <b>RXBnOVFL:</b> Receive Buffer Overflow bit<br>1 = Receive buffer has overflowed                    |  |            |             |          |             |              |             |  |  |  |  |
|              | <ul> <li>1 = Receive buffer has overflowed</li> <li>0 = Receive buffer has not overflowed</li> </ul> |  |            |             |          |             |              |             |  |  |  |  |
| bit 5        | <b>TXBO:</b> Transmitter Bus-Off bit   |  |            |             |          |             |              |             |  |  |  |  |
|              | 1 = Transmit error counter > 255   |  |            |             |          |             |              |             |  |  |  |  |
|              | $0 = \text{Transmit error counter} \le 255$  |  |            |             |          |             |              |             |  |  |  |  |
| bit 4        | TXBP: Transmitter Bus Passive bit  |  |            |             |          |             |              |             |  |  |  |  |
|              |  | 1 = Transmit error counter > 127   |            |             |          |             |              |             |  |  |  |  |
| bit 3        |  | 0 = Transmit error counter ≤ 127<br>RXBP: Receiver Bus Passive bit               |            |             |          |             |              |             |  |  |  |  |
| bit 5        |  | error counter >  |            |             |          |             |              |             |  |  |  |  |
|              |  | error counter ≤  |            |             |          |             |              |             |  |  |  |  |
| bit 2        | TXWARN: T  | ransmitter War   | ning bit   |             |          |             |              |             |  |  |  |  |
|              |  | ansmit error co  |            | 5           |          |             |              |             |  |  |  |  |
|              |  | error counter  |            |             |          |             |              |             |  |  |  |  |
| bit 1        |  | Receiver Warni   | -          |             |          |             |              |             |  |  |  |  |
|              |  | $1 = 127 \ge$ Receive error counter > 95<br>$0 =$ Receive error counter $\le 95$ |            |             |          |             |              |             |  |  |  |  |
| bit 0        | 0 = Receive error counter ≤ 95<br>EWARN: Error Warning bit   |  |            |             |          |             |              |             |  |  |  |  |
|              |  | lag of the RXV   |            | TXWARN bi   | ts.      |             |              |             |  |  |  |  |
|              |  | VARN or the T<br>he RXWARN of  |            |             | e set    |             |              |             |  |  |  |  |
|              | Legend:  |  |            |             |          |             |              |             |  |  |  |  |
|              | C = Clearabl   | e bit R = Re   | adable bit | t W = Writa | able bit | U = Unimple | emented bit, | read as '0' |  |  |  |  |
|              |  |  |            | (0) D'( )-  |          |             | .,           | -           |  |  |  |  |

#### **REGISTER 23** . ~

- n = Value at POR '1' = Bit is set

| REGISTER 23-11: | TXBnDLC  | : TRANSM   | IT BUFFEF       | R n DATA L  | ENGTH CO     | DDE REGI   | STERS[0≤     | n≤2]  |  |  |
|-----------------|--|--|-----------------|-------------|--------------|------------|--------------|-------|--|--|
|                 | U-0  | R/W-x  | U-0             | U-0         | R/W-x        | R/W-x      | R/W-x        | R/W-x |  |  |
|                 | _  | TXRTR  | —               | —           | DLC3         | DLC2       | DLC1         | DLC0  |  |  |
|                 | bit 7  |  |                 |             |              |            |              | bit 0 |  |  |
|                 |  |  |                 |             |              |            |              |       |  |  |
| bit 7           | Unimpleme  | ented: Read  | <b>d as</b> '0' |             |              |            |              |       |  |  |
| bit 6           | TXRTR: Tra   | ansmit Rem   | ote Frame T     | ransmissior | n Request bi | t          |              |       |  |  |
|                 | 1 = Transmitted message will have TXRTR bit set              |  |                 |             |              |            |              |       |  |  |
|                 | 0 = Transmitted message will have TXRTR bit cleared          |  |                 |             |              |            |              |       |  |  |
| bit 5-4         | Unimpleme  | Unimplemented: Read as '0'<br>DLC3:DLC0: Data Length Code bits |                 |             |              |            |              |       |  |  |
| bit 3-0         | DLC3:DLC   |  |                 |             |              |            |              |       |  |  |
|                 | 1111 = Reserved  |  |                 |             |              |            |              |       |  |  |
|                 | 1110 = Res   | served   |                 |             |              |            |              |       |  |  |
|                 | 1101 = Reserved  |  |                 |             |              |            |              |       |  |  |
|                 | 1100 = Reserved  |  |                 |             |              |            |              |       |  |  |
|                 | 1011 = Res   |  |                 |             |              |            |              |       |  |  |
|                 | 1010 = Res   |  |                 |             |              |            |              |       |  |  |
|                 | 1001 = Res   |  |                 |             |              |            |              |       |  |  |
|                 |  | a length = 8   |                 |             |              |            |              |       |  |  |
|                 |  | a length = 7   |                 |             |              |            |              |       |  |  |
|                 |  | a length = 6   |                 |             |              |            |              |       |  |  |
|                 | 0101 = Data length = 5 bytes                                 |  |                 |             |              |            |              |       |  |  |
|                 | 0100 = Data length = 4 bytes                                 |  |                 |             |              |            |              |       |  |  |
|                 | 0011 = Data length = 3 bytes                                 |  |                 |             |              |            |              |       |  |  |
|                 | 0010 = Data length = 2 bytes<br>0001 = Data length = 1 bytes |  |                 |             |              |            |              |       |  |  |
|                 |  | ta length = $0$  |                 |             |              |            |              |       |  |  |
|                 | 0000 <b>– Da</b> i   | a ierigtii – t   | 09183           |             |              |            |              |       |  |  |
|                 | Legend:  |  |                 |             |              |            |              |       |  |  |
|                 | R = Reada  | ble bit  | W = Writa       | ble bit     | U = Unin     | nplemented | bit, read as | '0'   |  |  |

### REGISTER 23-12: TXERRCNT: TRANSMIT ERROR COUNT REGISTER

'1' = Bit is set

- n = Value at POR

| R-0   | R-0  | R-0  | R-0  | R-0  | R-0  | R-0  | R-0   |
|-------|------|------|------|------|------|------|-------|
| TEC7  | TEC6 | TEC5 | TEC4 | TEC3 | TEC2 | TEC1 | TEC0  |
| bit 7 |      |      |      |      |      |      | bit 0 |

'0' = Bit is cleared

bit 7-0


### TEC7:TEC0: Transmit Error Counter bits

This register contains a value which is derived from the rate at which errors occur. When the error count overflows, the bus-off state occurs. When the bus has 128 occurrences of 11 consecutive recessive bits, the counter value is cleared.

| Legend:            |                  |                      |                    |
|--------------------|------------------|----------------------|--------------------|
| R = Readable bit   | W = Writable bit | U = Unimplemented    | bit, read as '0'   |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

x = Bit is unknown

#### FIGURE 23-7: ERROR MODES STATE DIAGRAM



### 23.15 CAN Interrupts

The module has several sources of interrupts. Each of these interrupts can be individually enabled or disabled. The PIR3 register contains interrupt flags. The PIE3 register contains the enables for the 8 main interrupts. A special set of read-only bits in the CANSTAT register, the ICODE bits, can be used in combination with a jump table for efficient handling of interrupts.

All interrupts have one source with the exception of the error interrupt and buffer interrupts in Mode 1 and 2. Any of the error interrupt sources can set the error interrupt flag. The source of the error interrupt can be determined by reading the Communication Status register, COMSTAT. In Mode 1 and 2, there are two interrupt enable/disable and flag bits – one for all transmit buffers and the other for all receive buffers.

The interrupts can be broken up into two categories: receive and transmit interrupts.

The receive related interrupts are:

- Receive Interrupts
- · Wake-up Interrupt
- Receiver Overrun Interrupt
- · Receiver Warning Interrupt
- · Receiver Error-Passive Interrupt

The transmit related interrupts are:

- Transmit Interrupts
- Transmitter Warning Interrupt
- · Transmitter Error-Passive Interrupt
- · Bus-Off Interrupt

#### 23.15.1 INTERRUPT CODE BITS

To simplify the interrupt handling process in user firmware, the ECAN module encodes a special set of bits. In Mode 0, these bits are ICODE<2:0> in the CANSTAT register. In Mode 1 and 2, these bits are EICODE<3:0> in the CANSTAT register. Interrupts are internally prioritized such that the higher priority interrupts are assigned lower values. Once the highest priority interrupt condition has been cleared, the code for the next highest priority interrupt that is pending (if any) will be reflected by the ICODE bits. Note that only those interrupt sources that have their associated interrupt enable bit set will be reflected in the ICODE bits.

In Mode 2, when a receive message interrupt occurs, EICODE bits will always consist of '10000'. User firmware may use FIFO pointer bits to actually access the next available buffer.

|         | U-0  | U-0           | R/P-1         | U-0            | R/P-1         | R/P-1          | R/P-1         | R/P-1    |  |  |
|---------|--|---------------|---------------|----------------|---------------|----------------|---------------|----------|--|--|
|         | _  | _             | OSCSEN        | _              | FOSC3         | FOSC2          | FOSC1         | FOSC0    |  |  |
|         | bit 7  |               |               |                |               |                |               | bit 0    |  |  |
|         |  |               |               |                |               |                |               |          |  |  |
| bit 7-6 | Unimplem   | ented: Read   | <b>as</b> '0' |                |               |                |               |          |  |  |
| bit 5   | OSCSEN: (  | Oscillator Sy | stem Clock S  | witch Enable   | e bit         |                |               |          |  |  |
|         | 1 = Oscilla                                      | tor system c  | lock switch o | ption is disal | oled (main o  | scillator is s | ource)        |          |  |  |
|         | 0 = Timer1                                       | oscillator sy | stem clock s  | witch option   | is enabled (  | oscillator sv  | vitching is e | enabled) |  |  |
| bit 4   | Unimplemented: Read as '0'                       |               |               |                |               |                |               |          |  |  |
| bit 3-0 | FOSC3:FOSC0: Oscillator Selection bits           |               |               |                |               |                |               |          |  |  |
|         | 1111 = RC oscillator with OSC2 configured as RA6 |               |               |                |               |                |               |          |  |  |
|         | 1110 <b>= HS</b>                                 | oscillator wi | th SW enable  | ed 4x PLL      |               |                |               |          |  |  |
|         | 1101 = EC  | oscillator wi | th OSC2 con   | figured as R   | A6 and SW     | enabled 4x     | PLL           |          |  |  |
|         |  |               | th OSC2 con   | figured as R   | A6 and HW     | enabled 4x     | PLL           |          |  |  |
|         |  | served; do n  |               |                |               |                |               |          |  |  |
|         |  | served; do n  |               |                |               |                |               |          |  |  |
|         |  | served; do n  |               |                |               |                |               |          |  |  |
|         |  | served; do n  |               |                |               |                |               |          |  |  |
|         |  |               | th OSC2 con   | 0              | A6            |                |               |          |  |  |
|         |  |               | th HW enable  |                | A.C.          |                |               |          |  |  |
|         |  |               | th OSC2 con   | 0              |               | مار میں بام    |               |          |  |  |
|         |  |               | th OSC2 con   | 0              | ,             |                |               |          |  |  |
|         | 0011 = RC<br>0010 = HS                           |               | th OSC2 con   | ingured as di  | vide by 4 cic | оск оцтрит     |               |          |  |  |
|         | 0010 = HS<br>0001 = XT                           |               |               |                |               |                |               |          |  |  |
|         | 0001 = X1<br>0000 = LP                           |               |               |                |               |                |               |          |  |  |
|         | 0000 <b>– Li</b>                                 | oscillator    |               |                |               |                |               |          |  |  |
|         |  |               |               |                |               |                |               |          |  |  |

#### REGISTER 24-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

| Legend:                 |                      |                                     |
|-------------------------|----------------------|-------------------------------------|
| R = Readable bit        | P = Programmable bit | U = Unimplemented bit, read as '0'  |
| - n = Value when device | e is unprogrammed    | u = Unchanged from programmed state |

| BNC         | v   | Branch if  | Not Overflo                                 | w   | BN             | IZ  | Br                       |  |
|-------------|---|--|---|---|----------------|---|--------------------------|--|
| Synt        | ax:   | [label] B  | NOV n                                       |   | Sy             | ntax:   | [ <i>l</i> a             |  |
| Ope         | rands:  | -128 ≤ n ≤   | 127   |   | Ор             | erands:   | -13                      |  |
| Ope         | ration:   | if overflow<br>(PC) + 2 +  |   |   | Ор             | eration:  | if z<br>(P               |  |
| Statu       | us Affected:  | None   |   |   | Sta            | tus Affected:                                   | No                       |  |
| Enco        | oding:  | 1110   | 0101 nn                                     | nn nnnn   | En             |   |                          |  |
| Des         | cription:   | program v<br>The 2's co<br>added to t<br>have incre<br>instruction<br>PC+2+2n. | he PC. Since<br>mented to for<br>the new ac | umber '2n' is<br>the PC will<br>etch the next<br>dress will be<br>ction is then | ill<br>kt<br>e |   |                          |  |
| Wor         | ds:   | 1  |   |   | Wo             | ords:   | 1                        |  |
| Cycl        | es:   | 1(2)   |   |   | Су             | cles:   | 1(                       |  |
|             | Cycle Activity  | :  |   |   |                | Cycle Activity<br>Jump:                         | <b>/:</b>                |  |
|             | Q1  | Q2   | Q3  | Q4  | _              | Q1  |                          |  |
|             | Decode  | Read literal<br>'n'  | Process<br>Data                             | Write to PC   |                | Decode  | Rea                      |  |
|             | No<br>operation                                       | No<br>operation  | No<br>operation                             | No<br>operation   |                | No<br>operation                                 | оре                      |  |
| lf N        | o Jump:   |  |   |   | lf             | No Jump:  |                          |  |
|             | Q1  | Q2   | Q3  | Q4  | т              | Q1  |                          |  |
|             | Decode  | Read literal<br>'n'  | Process<br>Data                             | No<br>operation   |                | Decode  | Rea                      |  |
| <u>Exar</u> | <u>mple</u> :   | HERE   | BNOV Jump                                   | )   | <u>Ex</u>      | ample:  | HE                       |  |
|             | Before Instru<br>PC                                   |  | ress (HERE)                                 |   |                | Before Instr<br>PC                              | uctior<br>=              |  |
|             | After Instruc<br>If Overflo<br>PC<br>If Overflo<br>PC | ow = 0;<br>= add<br>ow = 1;  | ress (Jump)<br>ress (HERE+                  | 2)  |                | After Instruc<br>If Zero<br>PC<br>If Zero<br>PC | tion<br>=<br>=<br>=<br>= |  |

|   | Branch  | Branch if Not Zero   |   |  |  |  |  |  |
|---|---|--|---|--|--|--|--|--|
| Syntax:   | [ label ]   | BNZ n  |   |  |  |  |  |  |
| Operands:   | -128 ≤ n  | ≤ 127  |   |  |  |  |  |  |
| Operation:  |   | if zero bit is '0' (PC) + 2 + 2n $\rightarrow$ PC  |   |  |  |  |  |  |
| Status Affecte  | ed: None  | None   |   |  |  |  |  |  |
| Encoding:   | 1110  | 1110 0001 nnnn nnnn  |   |  |  |  |  |  |
| Words:  | The 2's c<br>added to<br>have incl<br>instructio<br>PC+2+2r | will branch.<br>complement n<br>the PC. Since<br>remented to fe<br>n, the new ac<br>n. This instru-<br>cle instruction | e the PC will<br>etch the next<br>Idress will be<br>ction is then |  |  |  |  |  |
| Cycles:   | •   | 1(2)   |   |  |  |  |  |  |
| Cycles.   | 1(2)  |  |   |  |  |  |  |  |
| Q Cycle Activ<br>If Jump:                                 | vity:   |  |   |  |  |  |  |  |
|   | vity:<br>Q2   | Q3   | Q4  |  |  |  |  |  |
| If Jump:  | Q2  | Q3<br>Process<br>Data  | Q4<br>Write to PC   |  |  |  |  |  |
| If Jump:<br>Q1  | Q2<br>Read literal  | Process  |   |  |  |  |  |  |
| If Jump:<br>Q1<br>Decode                                  | Q2<br>Read literal<br>'n'<br>No                             | Process<br>Data  | Write to PC   |  |  |  |  |  |
| If Jump:<br>Q1<br>Decode                                  | Q2<br>Read literal<br>'n'<br>No                             | Process<br>Data<br>No  | Write to PC   |  |  |  |  |  |
| If Jump:<br>Q1<br>Decode<br>No<br>operatio                | Q2<br>Read literal<br>'n'<br>No                             | Process<br>Data<br>No  | Write to PC   |  |  |  |  |  |
| If Jump:<br>Q1<br>Decode<br>No<br>operatio<br>If No Jump: | Q2<br>e Read literal<br>'n'<br>No<br>n operation<br>Q2      | Process<br>Data<br>No<br>operation   | Write to PC<br>No<br>operation                                    |  |  |  |  |  |

= address (HERE)

0; address (Jump)

1; address (HERE+2)

| GOT   | о                                       | Uncondi   | tional B  | ranch | ı    |                                   |   | INC       | =                           |    |
|-------|---|---|---|-------|------|-----------------------------------|---|-----------|-----------------------------|----|
| Synta | ax:                                     | [ label ]   | GOTO  | k     |      |                                   | •   | Synt      | ax:                         |    |
| Oper  | rands:                                  | $0 \le k \le 10$  | )48575  |       |      |                                   |   | Ope       | rands:                      |    |
| Oper  | ration:                                 | $k \rightarrow PC < 2$  | 20:1>   |       |      |                                   |   |           |                             |    |
| Statu | us Affected:                            | None  |   |       |      |                                   |   | 000       | ration:                     |    |
| 1st w | oding:<br>vord (k<7:0>)<br>word(k<19:8> | 1110<br>) 1111  | 1111 k <sub>7</sub> kkk kkkk <sub>0</sub><br>k <sub>19</sub> kkk kkkk kkkk <sub>8</sub> |       |      |                                   | Operation:<br>Status Affected:<br>Encoding: |           |                             |    |
| Desc  | pription:                               | GOTO allows an unconditional     Descrip       branch anywhere within entire     2-Mbyte memory range. The 20-bit       value 'k' is loaded into PC<20:1>.     GOTO is always a two-cycle       instruction.     Instruction. |   |       |      |                                   |   | cription: |                             |    |
| Word  | ds:                                     | 2   |   |       |      |                                   |   |           |                             |    |
| Cycle | es:                                     | 2   |   |       |      |                                   |   |           |                             |    |
| QC    | ycle Activity:                          |   |   |       |      |                                   |   | Wor       | ds:                         |    |
|       | Q1                                      | Q2  | Q   | 3     |      | Q4                                | -   | Cvcl      | es:                         |    |
|       | Decode                                  | Read literal<br>'k'<7:0>,   | No<br>operat  |       | 'k'• | ad literal<br><19:8>,<br>te to PC |   |           | co.<br>Sycle Activity<br>Q1 | y: |
|       | No<br>operation                         | No<br>operation   | No<br>operat  |       | ор   | No<br>eration                     |   |           | Decode                      | 1  |

Example: GOTO THERE

After Instruction

PC = Address (THERE)

| INCF                   | Incremen  | t f   |           |                               |  |  |  |  |
|------------------------|---|---|-----------|-------------------------------|--|--|--|--|
| Syntax:                | [ label ]   | INCF  | f [,d [,a | ]]                            |  |  |  |  |
| Operands:              | 0 ≤ f ≤ 255<br>d ∈ [0,1]<br>a ∈ [0,1]   | 5   |           |                               |  |  |  |  |
| Operation:             | (f) + 1 $\rightarrow$ 0   | dest  |           |                               |  |  |  |  |
| Status Affected:       | C, DC, N  | C, DC, N, OV, Z   |           |                               |  |  |  |  |
| Encoding:              | 0010  | 10da  | ffff      | ffff                          |  |  |  |  |
|                        | is placed i<br>is placed I<br>(default). I<br>Bank will I<br>the BSR v<br>bank will I | incremented. If 'd' is '0', the result<br>is placed in W. If 'd' is '1', the result<br>is placed back in register 'f'<br>(default). If 'a' is '0', the Access<br>Bank will be selected, overriding<br>the BSR value. If 'a' = 1, then the<br>bank will be selected as per the<br>BSR value (default). |           |                               |  |  |  |  |
| Words:                 | 1   |   |           |                               |  |  |  |  |
| Cycles:                | 1   |   |           |                               |  |  |  |  |
|                        |   |   |           |                               |  |  |  |  |
| Q Cycle Activity       | •   |   |           |                               |  |  |  |  |
| Q Cycle Activity<br>Q1 | Q2  | Q3  | 8         | Q4                            |  |  |  |  |
|                        |   | Q3<br>Proce<br>Data   | SS        | Q4<br>Write to<br>destination |  |  |  |  |
| Q1                     | Q2<br>Read  | Proce<br>Data   | SS        | Write to                      |  |  |  |  |

### 27.1 DC Characteristics: Supply Voltage PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial)

| PIC18L<br>(Ind | FXX8X<br>ustrial)          |   | Standard<br>Operating | •  | •         | •                | unless otherwise stated)<br>TA ≤ +85°C for industrial |  |  |  |
|----------------|----------------------------|---|-----------------------|--|-----------|------------------|---|--|--|--|
| PIC18F<br>(Ind | <b>XX8X</b><br>ustrial, Ex | tended)   |                       | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |           |                  |   |  |  |  |
| Param.<br>No.  | Symbol                     | Characteristic  | Min                   | Тур  | Мах       | Units Conditions |   |  |  |  |
| D001           | Vdd                        | Supply Voltage  |                       |  |           |                  |   |  |  |  |
|                |                            | PIC18LFXX8X   | 2.0                   | _  | 5.5       | V                | HS, XT, RC and LP Oscillator mode                     |  |  |  |
|                |                            | PIC18FXX8X  | 4.2                   | -  | 5.5       | V                |   |  |  |  |
| D001A          | AVdd                       | Analog Supply<br>Voltage  | VDD - 0.3             |  | VDD + 0.3 | V                |   |  |  |  |
| D002           | Vdr                        | RAM Data Retention<br>Voltage <sup>(1)</sup>                        | 1.5                   |  | —         | V                |   |  |  |  |
| D003           | VPOR                       | VDD Start Voltage<br>to ensure internal<br>Power-on Reset signal    | _                     |  | 0.7       | V                | See section on Power-on Reset for<br>details          |  |  |  |
| D004           | SVDD                       | <b>VDD Rise Rate</b><br>to ensure internal<br>Power-on Reset signal | 0.05                  |  | _         | V/ms             | See section on Power-on Reset for<br>details          |  |  |  |
| D005           | VBOR                       | Brown-out Reset Volta   | ge                    |  |           |                  | ·   |  |  |  |
|                |                            | BORV1:BORV0 = 11  | 1.96                  | _  | 2.18      | V                |   |  |  |  |
|                |                            | BORV1:BORV0 = 10  | 2.64                  |  | 2.92      | V                |   |  |  |  |
|                |                            | BORV1:BORV0 = 01  | 4.11                  |  | 4.55      | V                |   |  |  |  |
|                |                            | BORV1:BORV0 = 00  | 4.41                  | —  | 4.87      | V                |   |  |  |  |

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

### 27.3 DC Characteristics: PIC18FXX8X (Industrial, Extended) PIC18LFXX8X (Industrial) (Continued)


| DC CHA              | RACTER | RISTICS                                    | $\begin{array}{c} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T A \leq +85^\circ C \mbox{ for industrial} \\ & -40^\circ C \leq T A \leq +125^\circ C \mbox{ for extended} \end{array}$ |     |       |  |  |  |
|---------------------|--------|--|---|-----|-------|--|--|--|
| Param<br>No.        | Symbol | Characteristic                             | Min   | Max | Units | Conditions   |  |  |
|                     | Vol    | Output Low Voltage                         |   |     |       |  |  |  |
| D080                |        | I/O ports                                  | —   | 0.6 | V     | IOL = 8.5 mA, VDD = 4.5V,<br>-40°C to +85°C                            |  |  |
| D080A               |        |  | —   | 0.6 | V     | IOL = 7.0 mA, VDD = 4.5V,<br>-40°C to +125°C                           |  |  |
| D083                |        | OSC2/CLKO<br>(RC mode)                     | —   | 0.6 | V     | IOL = 1.6 mA, VDD = 4.5V,<br>-40°C to +85°C                            |  |  |
| D083A               |        |  | —   | 0.6 | V     | IOL = 1.2 mA, VDD = 4.5V,<br>-40°C to +125°C                           |  |  |
|                     | Voн    | Output High Voltage <sup>(3)</sup>         |   |     |       |  |  |  |
| D090                |        | I/O ports                                  | Vdd - 0.7   | —   | V     | IOH = -3.0 mA, VDD = 4.5V,<br>-40°С to +85°С                           |  |  |
| D090A               |        |  | Vdd - 0.7   | —   | V     | IOH = -2.5 mA, VDD = 4.5V,<br>-40°С to +125°С                          |  |  |
| D092                |        | OSC2/CLKO<br>(RC mode)                     | Vdd - 0.7   | _   | V     | IOH = -1.3 mA, VDD = 4.5V,<br>-40°С to +85°С                           |  |  |
| D092A               |        |  | Vdd - 0.7   | —   | V     | IOH = -1.0 mA, VDD = 4.5V,<br>-40°С to +125°С                          |  |  |
| D150                | Vod    | Open-Drain High Voltage                    | _   | 8.5 | V     | RA4 pin  |  |  |
|                     |        | Capacitive Loading Specs<br>on Output Pins |   |     |       |  |  |  |
| D100 <sup>(4)</sup> | Cosc2  | OSC2 pin                                   | _   | 15  | pF    | In XT, HS and LP modes<br>when external clock is used<br>to drive OSC1 |  |  |
| D101                | Сю     | All I/O pins and OSC2<br>(in RC mode)      | -   | 50  | pF    | To meet the AC Timing<br>Specifications                                |  |  |
| D102                | Св     | SCL, SDA                                   | _   | 400 | pF    | In I <sup>2</sup> C mode   |  |  |

**Note 1:** In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.




### TABLE 27-21: MASTER SSP I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS


| Param.<br>No. | Symbol  | Characte                     | eristic  | Min                    | Max | Units | Conditions                                       |
|---------------|---------|------------------------------|--|------------------------|-----|-------|--|
| 90            | TSU:STA | Start Condition              | 100 kHz mode   | 2(Tosc)(BRG + 1)       | _   | ns    | Only relevant for<br>Repeated Start<br>condition |
|               |         | Setup Time                   | 400 kHz mode   | 2(Tosc)(BRG + 1)       |     |       |  |
|               |         |                              | 1 MHz mode <sup>(1)</sup>                              | 2(Tosc)(BRG + 1)       | _   |       |  |
| 91            | THD:STA | Start Condition              | tart Condition 100 kHz mode 2(Tosc)(BRG + 1) - ns Afte | After this period, the |     |       |  |
|               |         | Hold Time                    | 400 kHz mode   | 2(Tosc)(BRG + 1)       | _   |       | first clock pulse is<br>generated                |
|               |         |                              | 1 MHz mode <sup>(1)</sup>                              | 2(Tosc)(BRG + 1)       | _   |       |  |
| 92            | Tsu:sto | Stop Condition<br>Setup Time | 100 kHz mode   | 2(Tosc)(BRG + 1)       | _   | ns    |  |
|               |         |                              | 400 kHz mode   | 2(Tosc)(BRG + 1)       | _   |       |  |
|               |         |                              | 1 MHz mode <sup>(1)</sup>                              | 2(Tosc)(BRG + 1)       | _   |       |  |
| 93            | THD:STO | Stop Condition<br>Hold Time  | 100 kHz mode   | 2(Tosc)(BRG + 1)       | _   | ns    |  |
|               |         |                              | 400 kHz mode   | 2(Tosc)(BRG + 1)       | _   |       |  |
|               |         |                              | 1 MHz mode <sup>(1)</sup>                              | 2(Tosc)(BRG + 1)       |     |       |  |

**Note 1:** Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

#### FIGURE 27-22: MASTER SSP I<sup>2</sup>C BUS DATA TIMING




© 2003-2013 Microchip Technology Inc.









| RE2/CS/AD10                     |     |
|---------------------------------|-----|
| RE3/AD11                        |     |
| RE4/AD12                        |     |
| RE5/AD13/P1C                    |     |
| RE6/AD14/P1B                    |     |
| RE7/CCP2/AD15                   |     |
| RF0/AN5                         |     |
| RF1/AN6/C2OUT                   |     |
| RF2/AN7/C1OUT                   |     |
| RF3/AN8/C2IN+                   |     |
| RF4/AN9/C2IN                    |     |
| RF5/AN10/C1IN+/CVREF            |     |
| RF6/ <u>AN</u> 11/C1IN          |     |
| RF7/SS                          |     |
| RG0/CANTX1                      |     |
| RG1/CANTX2                      |     |
| RG2/CANRX                       |     |
| RG3                             |     |
| RG4/ <u>P1D</u>                 |     |
| RG5/MCLR/VPP                    |     |
| RH0/A16                         |     |
| RH1/A17                         |     |
| RH2/A18                         |     |
| RH3/A19                         |     |
| RH4/AN12                        |     |
| RH5/AN13                        |     |
| RH6/AN14/P1C                    |     |
| RH7/AN15/P1B                    |     |
| RJ0/ <u>ALE</u>                 |     |
| RJ1/ <u>OE</u>                  |     |
| RJ2/WRL                         |     |
| RJ3/WRH                         |     |
| RJ4/ <u>BA</u> 0                |     |
| RJ5/ <u>CE</u>                  |     |
| RJ6/ <u>LB</u>                  |     |
| RJ7/UB                          |     |
| VDD                             |     |
| Vss                             |     |
| PIR Registers                   | 114 |
| PLL Clock Timing Specifications |     |
| PLL Lock Time-out               |     |
| Pointer, FSR                    |     |
| POP                             | 394 |
| POR. See Power-on Reset.        |     |
| PORTA                           |     |
| Associated Registers            |     |
| Functions                       |     |
| LATA Register                   |     |
| PORTA Register                  |     |
| TRISA Register                  | 125 |
| PORTB                           |     |
| Associated Registers            |     |
| Functions                       |     |
| LATB Register                   |     |
| PORTB Register                  | 128 |
| RB0/INT Pin, External           |     |
| TRISB Register                  | 128 |
| PORTC                           |     |
| Associated Registers            |     |
| Functions                       |     |
| LATC Register                   |     |
| PORTC Register                  |     |
| RC3/SCK/SCL Pin                 |     |
| TRISC Register                  | 131 |

|  | 2   |
|--|---|
| Associated Registers 135   | 5   |
| Functions 135  | 5   |
| LATD Register 133  | 3   |
| Parallel Slave Port (PSP)  |   |
| Function   | 3   |
| PORTD Register   |   |
| TRISD Register   |   |
| PORTE  | ,   |
|  |   |
| Analog Port Pins 152   |   |
| Associated Registers 138   |   |
| Functions 138  |   |
| LATE Register 136  | 3   |
| PORTE Register 136   | ò   |
| PSP Mode Select  |   |
| (PSPMODE Bit) 133, 152   | 2   |
| RE0/RD/AD8 Pin   |   |
| RE1/WR/AD9 Pin   |   |
| RE2/CS/AD10 Pin  |   |
|  |   |
| TRISE Register   | )   |
| PORTF  |   |
| Associated Registers 141   |   |
| Functions 141  |   |
| LATF Register 139  | )   |
| PORTF Register 139   | )   |
| TRISF Register   |   |
| PORTG  |   |
| Associated Registers   | 5   |
| Functions  |   |
| LATG Register  |   |
|  |   |
| PORTG Register   |   |
| TRISG Register   | -   |
|  |   |
| PORTH  |   |
| Associated Registers   | 3   |
|  |   |
| Associated Registers 148   | 3   |
| Associated Registers   | 3   |
| Associated Registers   | 3   |
| Associated Registers         148           Functions         148           LATH Register         146           PORTH Register         146           TRISH Register         146   | 3   |
| Associated Registers   | 3 6 6 6   |
| Associated Registers   | 3                                 |
| Associated Registers   | 3                                 |
| Associated Registers   | 3 3 3 3 3 1 1 3   |
| Associated Registers   | 3 3 3 3 9 9   |
| Associated Registers   | 3 3 3 3 9 9   |
| Associated Registers   | 3 5 5 5 1 1 9 9 9   |
| Associated Registers   | 3 5 5 5 1 1 9 9 9   |
| Associated Registers   | 3 5 5 5 1 1 9 9 9   |
| Associated Registers   | 3 5 5 5 1 1 9 9 9 7   |
| Associated Registers         148           Functions         144           LATH Register         146           PORTH Register         146           TRISH Register         146           PORTJ         4           Associated Registers         151           Functions         151           Functions         151           FURTJ         146           PORTJ         151           Functions         151           LATJ Register         142           PORTJ Register         145           PORTJ Register         145           POStscaler, WDT         157           Assignment (PSA Bit)         157           Rate Select         (TOPS2:TOPS0 Bits)  | 3 5 5 5 1 1 9 9 9 7   |
| Associated Registers         148           Functions         144           LATH Register         146           PORTH Register         146           PORTJ         146           PORTJ         151           Associated Registers         151           LATJ Register         146           PORTJ         151           LATJ Register         146           PORTJ Register         147           Postscaler, WDT         148           Assignment (PSA Bit)         157           Rate Select         (TOPS2: TOPS0 Bits)         157           Power-down Mode. See Sleep.         157   | 3000 11999 7 7  |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTH Register       146         PORTJ       146         PORTJ       147         Associated Registers       151         Functions       151         LATJ Register       144         PORTJ       151         LATJ Register       144         PORTJ Register       145         POStscaler, WDT       145         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-down Mode. See Sleep.       157         Power-on Reset (POR)       34, 345  | 3000 11999 7 7 5  |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTJ       146         PORTJ       151         Associated Registers       151         Functions       151         Functions       151         Functions       151         Functions       151         Segister       149         PORTJ Register       149         PORTJ Register       149         PORTJ Register       149         Postscaler, WDT       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-down Mode. See Sleep.       157         Power-on Reset (POR)       34, 345         Power-up Delays       31  | 3 3 3 3 1 1 9 9 9 7 7 5 1   |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTH Register       146         PORTJ       146         PORTJ       146         PORTJ       146         PORTJ       147         Associated Registers       151         Functions       151         LATJ Register       142         PORTJ Register       142         PORTJ Register       144         TRISJ Register       145         TRISJ Register       145         Postscaler, WDT       145         Assignment (PSA Bit)       157         Rate Select       (T0PS2:T0PS0 Bits)       157         Power-down Mode. See Sleep.       157         Power-up Delays       31       34, 345         Power-up Delays       31         Power-up Timer (PWRT)       34, 345  | 3 3 3 3 1 1 9 9 9 7 7 5 1   |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         TRISH Register       146         PORTJ       146         Associated Registers       151         Functions       151         Functions       151         Functions       151         Functions       151         Full Register       148         PORTJ Register       144         PORTJ Register       145         Potscaler, WDT       157         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-down Mode. See Sleep.       159         Power-on Reset (POR)       34, 345         Power-up Delays       31         Power-up Timer (PWRT)       34, 345         Prescaler       34, 345   | 3<br>3<br>3<br>3<br>3<br>3<br>1<br>1<br>9<br>9<br>7<br>7<br>5<br>1<br>5 |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         TRISH Register       146         PORTJ       Associated Registers       151         ATJ Register       146         PORTJ       Associated Registers       151         LATJ Register       146         PORTJ Register       146         PORTJ Register       146         PORTJ Register       146         PORTJ Register       146         Postscaler, WDT       148         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPSO Bits)       157         Power-down Mode. See Sleep.       157         Power-up Delays       31         Power-up Timer (PWRT)       34, 345         Prescaler       177         Timer2       177  | 3<br>3<br>3<br>1<br>1<br>3<br>3<br>5<br>7<br>7<br>5<br>1<br>5<br>7<br>7 |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTH Register       146         PORTJ       146         PORTJ Register       147         Postscaler, WDT       145         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-own Mode. See Sleep.       157         Power-own Reset (POR)       34, 345         Power-up Delays       31         Power-up Timer (PWRT)       34, 345         Prescaler       177         Prescaler, Capture       177   |   |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTH Register       146         PORTJ       146         PORTJ       147         Associated Registers       151         Functions       151         LATJ Register       149         PORTJ Register       146         PORTJ Register       147         Register       146         PORTJ Register       147         Register       146         PORTJ Register       146         PORTJ Register       146         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-down Mode. See Sleep.       157         Power-up Delays       31         Power-up Timer (PWRT)       34, 345         Prescaler, Capture       177         Prescaler, Capture       177      <                              |   |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTH Register       146         PORTJ       146         PORTJ Register       147         Postscaler, WDT       145         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-own Mode. See Sleep.       157         Power-own Reset (POR)       34, 345         Power-up Delays       31         Power-up Timer (PWRT)       34, 345         Prescaler       177         Prescaler, Capture       177   |   |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTH Register       146         PORTJ       146         PORTJ       147         Associated Registers       151         Functions       151         LATJ Register       149         PORTJ Register       146         PORTJ Register       147         Register       146         PORTJ Register       147         Register       146         PORTJ Register       146         PORTJ Register       146         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-down Mode. See Sleep.       157         Power-up Delays       31         Power-up Timer (PWRT)       34, 345         Prescaler, Capture       177         Prescaler, Capture       177      <                              |   |
| Associated Registers       148         Functions       144         LATH Register       146         PORTH Register       146         TRISH Register       146         PORTJ       146         Associated Registers       151         Functions       151         Functions       151         Functions       151         Functions       151         Functions       146         PORTJ Register       148         PORTJ Register       144         TRISJ Register       144         TRISJ Register       144         Postscaler, WDT       145         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)         (TOPS2:TOPS0 Bits)       157         Power-on Reset (POR)       34, 345         Prescaler       31         Power-up Timer (PWRT)       34, 345         Prescaler       177         Prescaler, Timer2       177         Prescaler, Timer0       157         Assignment (PSA Bit)       157  |   |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         TRISH Register       146         PORTJ       146         Associated Registers       151         Functions       151         Functions       151         Functions       151         LATJ Register       146         PORTJ Register       146         PORTJ Register       145         PORTJ Register       146         PORTJ Register       145         Postscaler, WDT       145         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-on Reset (POR)       34, 345         Power-up Delays       31       34, 345         Power-up Timer (PWRT)       34, 345         Prescaler       177         Timer2       177         Prescaler, Capture       177         Prescaler, Capture       157         Assignment (PSA Bit)       157         Assignment (PSA Bit)       157         Rate Select       157   |   |
| Associated Registers       148         Functions       148         Functions       148         LATH Register       146         PORTH Register       146         PORTH Register       146         PORTJ       Associated Registers       146         PORTJ       Associated Registers       151         LATJ Register       146         PORTJ Register       146         POStscaler, WDT       145         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Power-own Mode. See Sleep.       157         Power-up Delays       31       34         Power-up Timer (PWRT)       34, 345       34         Prescaler       177       177         Prescaler, Capture       177       177         Prescaler, Capture       177       157         Assignment (PSA Bit)       157       157         Rate Select       (TOPS2:TOPS0 Bits)       157         Rate Select       (TOPS2:TOPS0 Bits) |   |
| Associated Registers       148         Functions       148         LATH Register       146         PORTH Register       146         PORTJ       146         PORTJ       Associated Registers       151         Functions       151         LATJ Register       146         PORTJ       Associated Registers       151         LATJ Register       146         PORTJ Register       146         PORTJ Register       146         PORTJ Register       146         PORTJ Register       146         Postscaler, WDT       148         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPSO Bits)       157         Power-on Reset (POR)       34, 345         Power-up Delays       31         Power-up Timer (PWRT)       34, 345         Prescaler       177         Trescaler, Capture       177         Prescaler, Capture       177         Prescaler, Capture       157         Assignment (PSA Bit)       157         Assignment (PSA Bit)       157         Assignment (PSA Bit)       157         Rate Select       (TOPS2:TOPS0 Bits)           |   |