

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

# Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	52
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-TQFP
Supplier Device Package	64-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf6680t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 2.0 OSCILLATOR CONFIGURATIONS

# 2.1 Oscillator Types

The PIC18F6585/8585/6680/8680 devices can be operated in eleven different oscillator modes. The user can program four configuration bits (FOSC3, FOSC2, FOSC1 and FOSC0) to select one of these eleven modes:

- 1.
   LP
   Low-Power Crystal

   2.
   XT
   Crystal/Resonator

   3.
   HS
   High-Speed Crystal/Resonator

   4.
   RC
   External Resistor/Capacitor

   5.
   EC
   External Clock
- 6. ECIO External Clock with I/O pin enabled
- 7. HS+PLL High-Speed Crystal/Resonator with PLL enabled
- 8. RCIO External Resistor/Capacitor with I/O pin enabled
- 9. ECIO+SPLL External Clock with software controlled PLL
- 10. ECIO+PLL External Clock with PLL and I/O pin enabled
- 11. HS+SPLL High-Speed Crystal/Resonator with software control

# 2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS, HS+PLL or HS+SPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The PIC18F6585/8585/6680/8680 oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-
	quency out of the crystal manufacturers
	specifications.

FIGURE 2-1:

### CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP CONFIGURATION)



3: RF varies with the oscillator mode chosen.

# TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Ranges Tested:							
Mode	Freq	C1	C2				
XT	455 kHz	68-100 pF	68-100 pF				
	2.0 MHz	15-68 pF	15-68 pF				
	4.0 MHz	15-68 pF	15-68 pF				
HS	8.0 MHz	10-68 pF	10-68 pF				
	16.0 MHz	10-22 pF	10-22 pF				

#### **These values are for design guidance only.** See notes following this table.

Resonators Used:						
2.0 MHz	Murata Erie CSA2.00MG	$\pm 0.5\%$				
4.0 MHz	Murata Erie CSA4.00MG	$\pm 0.5\%$				
8.0 MHz Murata Erie CSA8.00MT ± 0.5%						
16.0 MHz Murata Erie CSA16.00MX ± 0.5%						
All resonators used did not have built-in capacitors.						

Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.

- 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use high gain HS mode, try a lower frequency resonator, or switch to a crystal oscillator.
- Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.



FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1



FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



© 2003-2013 Microchip Technology Inc.

# 6.2 16-bit Mode

The external memory interface implemented in PIC18F8X8X devices operates only in 16-bit mode. The mode selection is not software configurable but is programmed via the configuration bits.

The WM<1:0> bits in the MEMCON register determine three types of connections in 16-bit mode. They are referred to as:

- 16-bit Byte Write
- 16-bit Word Write
- 16-bit Byte Select

These three different configurations allow the designer maximum flexibility in using 8-bit and 16-bit memory devices.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the Address bits (A<15:0>) are available on the external memory interface bus. Following the address latch, the Output Enable signal ( $\overline{OE}$ ) will enable both bytes of program memory at once to form a 16-bit instruction word.

In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line, and one I/O line to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the UB or LB signals for byte selection.

# 6.2.1 16-BIT BYTE WRITE MODE

Figure 6-1 shows an example of 16-bit Byte Write mode for PIC18F8X8X devices.



# FIGURE 6-1: 16-BIT BYTE WRITE MODE EXAMPLE

# 9.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Flag registers (PIR1, PIR2 and PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
  - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

# REGISTER 9-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

bit 7	PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit <sup>(1)</sup>
	<ul> <li>1 = A read or a write operation has taken place (must be cleared in software)</li> <li>0 = No read or write has occurred</li> </ul>
bit 6	ADIF: A/D Converter Interrupt Flag bit
	<ul> <li>1 = An A/D conversion completed (must be cleared in software)</li> <li>0 = The A/D conversion is not complete</li> </ul>
bit 5	RCIF: USART Receive Interrupt Flag bit
	<ul> <li>1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read)</li> <li>0 = The USART receive buffer is empty</li> </ul>
bit 4	TXIF: USART Transmit Interrupt Flag bit
	<ul> <li>1 = The USART transmit buffer, TXREG, is empty (cleared when TXREG is written)</li> <li>0 = The USART transmit buffer is full</li> </ul>
bit 3	SSPIF: Master Synchronous Serial Port Interrupt Flag bit
	<ul> <li>1 = The transmission/reception is complete (must be cleared in software)</li> <li>0 = Waiting to transmit/receive</li> </ul>
bit 2	CCP1IF: Enhanced CCP1 Interrupt Flag bit
	Capture mode:
	<ul> <li>1 = A TMR1 register capture occurred (must be cleared in software)</li> <li>0 = No TMR1 register capture occurred</li> </ul>
	Compare mode:
	<ul> <li>1 = A TMR1 register compare match occurred (must be cleared in software)</li> <li>0 = No TMR1 register compare match occurred</li> </ul>
	PWM mode:
	Unused in this mode.
bit 1	TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
	<ul> <li>1 = TMR2 to PR2 match occurred (must be cleared in software)</li> <li>0 = No TMR2 to PR2 match occurred</li> </ul>
bit 0	TMR1IF: TMR1 Overflow Interrupt Flag bit
	<ul> <li>1 = TMR1 register overflowed (must be cleared in software)</li> <li>0 = TMR1 register did not overflow</li> </ul>
	Note 1: Available in Microcontroller mode only.

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Logond



# FIGURE 10-15: RF7 PIN BLOCK



# 10.7 PORTG, TRISG and LATG Registers

PORTG is a 6-bit wide port with 5 bidirectional pins and 1 unidirectional pin. The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register read and write the latched output value for PORTG.

Pins RG0-RG2 on PORTG are multiplexed with the CAN peripheral. Refer to **Section 23.0 "ECAN Module"** for proper settings of TRISG when CAN is enabled. RG5 is multiplexed with MCLR/VPP. Refer to Register 24-5 for more information.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

EXAMPLE 10.7	INITIAL IZING PORT
EAAIVIFLE IV-/.	INTRALIZING FOR I

CLRF	PORTG	; Initialize PORTG by ; clearing output
		; data latches
CLRF	LATG	; Alternate method
		; data latches
MOVLW	04h	; Value used to
		; initialize data
		; direction
MOVWF	TRISG	; Set RG1:RG0 as outputs
		; RG2 as input
		; RG4:RG3 as inputs

Note 1: On a Power-on Reset, RG5 is enabled as a digital input only if Master Clear functionality is disabled (MCLRE = 0).

- 2: If the device Master Clear is disabled, verify that either of the following is done to ensure proper entry into ICSP mode:
  - a) disable Low-Voltage Programming (CONFIG4L<2> = 0); or
  - b) make certain that RB5/KBI1/PGM is held low during entry into ICSP.



# FIGURE 10-16: RG0/CANTX1 PIN BLOCK DIAGRAM

# 15.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 register pair value or the TMR3 register pair value. When a match occurs, the CCPx pin can have one of the following actions:

- · Driven high
- Driven low
- Toggle output (high-to-low or low-to-high)
- Remains unchanged

The action on the pin is based on the value of control bits, CCPxM3:CCPxM0. At the same time, interrupt flag bit, CCPxIF, is set.

When configured to drive the CCP pin, the CCP1 pin cannot be changed; CCP1 module controls the pin.

### 15.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

By default, the CCP2 pin is multiplexed with RC1. Alternately, it can also be multiplexed with either RB3 or RE7. This is done by changing the CCP2MX configuration bit.

Note: Clearing the CCPxCON register will force the CCPx compare output latch to the default low level. This is not the data latch.

# 15.3.2 TIMER1/TIMER3 MODE SELECTION

The timer used with each CCP module is selected in the T3CCP2:T3CCP1 bits of the T3CON register. Timer1 and/or Timer3 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

# 15.3.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCPx pin is not affected. Only a CCP interrupt is generated (if enabled).

# 15.3.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets either the TMR1 or TMR3 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for TMR1 or TMR3.

Additionally, the CCP2 special event trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCPx module will not set the Timer1 or Timer3 interrupt flag bits.

# FIGURE 15-2: COMPARE MODE OPERATION BLOCK DIAGRAM



NOTES:

To set up an asynchronous transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high-speed baud rate is desired. set bit BRGH (see Section 18.1 "USART Baud Rate Generator (BRG)").
- Enable the asynchronous serial port by clearing 2. bit SYNC and setting bit SPEN.
- If interrupts are desired, set enable bit TXIE. 3.
- 4 If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.

- 5. Enable the transmission by setting bit TXEN which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.



#### **TABLE 18-6:** REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	x000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
RCREG	USART Rec	eive Register							0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	Baud Rate C	Generator Reg	ister, High	Byte					0000 0000	0000 0000
SPBRG	Baud Rate C	Generator Reg	ister, Low	Byte					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

#### TXBnSIDH: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS, REGISTER 23-6:

HIGH BYTE  $[0 \le n \le 2]$ 

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9  | SID8  | SID7  | SID6  | SID5  | SID4  | SID3  |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7-0

SID10:SID3: Standard Identifier bits, if EXIDE (TXBnSIDL<3>) = 0; Extended Identifier bits EID28:EID21, if EXIDE = 1.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# REGISTER 23-7: TXBnSIDL: TRANSMIT BUFFER n STANDARD IDENTIFIER REGISTERS,

LOW BYTE  $[0 \le n \le 2]$ 

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	—	EXIDE	—	EID17	EID16
bit 7							bit 0

bit 7-5	<b>SID2:SID0:</b> Standard Identifier bits, if EXIDE (TXBnSIDL<3>) = 0; Extended Identifier bits EID20:EID18, if EXIDE = 1.
bit 4	Unimplemented: Read as '0'
bit 3	EXIDE: Extended Identifier Enable bit
	<ul> <li>1 = Message will transmit extended ID, SID10:SID0 becomes EID28:EID18</li> <li>0 = Message will transmit standard ID, EID17:EID0 are ignored</li> </ul>
bit 2	Unimplemented: Read as '0'
bit 1-0	EID17:EID16: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### **TXBnEIDH: TRANSMIT BUFFER n EXTENDED IDENTIFIER REGISTERS,** REGISTER 23-8: HIGH BYTE $[0 \le n \le 2]$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID15 | EID14 | EID13 | EID12 | EID11 | EID10 | EID9  | EID8  |
| bit 7 |       |       |       |       |       |       | bit 0 |

bit 7-0

EID15:EID8: Extended Identifier bits (not used when transmitting standard identifier message)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# REGISTER 23-13: RXB0CON: RECEIVE BUFFER 0 CONTROL REGISTER (CONTINUED)

bit 2	Mode 0:						
	<b>RXB0DBEN:</b> Receive Buffer 0 Double-Buffer Enable bit						
	<ul> <li>1 = Receive Buffer 0 overflow will write to Receive Buffer 1</li> <li>0 = No Receive Buffer 0 overflow to Receive Buffer 1</li> </ul>						
	<u>Mode 1, 2:</u>						
	<b>FILHIT2:</b> Filter Hit bit 2 This bit combines with other bits to form filter acceptance bits <4:0>.						
bit 1	Mode 0:						
	JTOFF: Jump Table Offset bit (read-only copy of RXB0DBEN)						
	<ul> <li>1 = Allows jump table offset between 6 and 7</li> <li>0 = Allows jump table offset between 1 and 0</li> </ul>						
	Note: This bit allows same filter jump table for both RXB0CON and RXB1CON.						
	Mode 1, 2:						
	FILHIT1: Filter Hit bit 1						
	This bit combines with other bits to form filter acceptance bits <4:0>.						
bit 0	Mode 0:						
	FILHIT0: Filter Hit bit 0						
	This bit indicates which acceptance filter enabled the message reception into Receive Buffer 0. 1 = Acceptance Filter 1 (RXF1) 0 = Acceptance Filter 0 (RXF0)						
	<u>Mode 1, 2:</u>						
	FILHIT0: Filter Hit bit 0						
	This bit, in combination with FILHIT<4:1>, indicates which acceptance filter enabled the message reception into this receive buffer. 01111 = Acceptance Filter 15 (RXF15)						

01110 = Acceptance Filter 14 (RXF14)

... 00000 = Acceptance Filter 0 (RXF0)

Legend:	U = Unimplemented bit, read as '0'	- n = Value at POR
C = Clearable bit	R = Readable bit W = Writable bit	x = Bit is unknown
'1' = Bit is set	'0' = Bit is cleared	

# REGISTER 23-18: RXBnEIDL: RECEIVE BUFFER n EXTENDED IDENTIFIER REGISTERS,

LOW	BYTE	[0 ≤ n	≤ 1]
-----	------	--------	------

R-x	R-x	R-x	R-x	R-x	R-x	R-x	R-x
EID7	EID6	EID5	EID4	EID3	EID2	EID1	EID0
bit 7							bit 0

bit 7-0 EID7:EID0: Extended Identifier bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### **REGISTER 23-19: RXBnDLC: RECEIVE BUFFER n DATA LENGTH CODE REGISTERS** $[0 \le n \le 1]$

U-0	R-x	R-x	R-x	R-x	R-x	R-x	R-x			
—	RXRTR	RB1	RB0	DLC3	DLC2	DLC1	DLC0			
bit 7							bit 0			
Unimplem	ented: Read	<b>as</b> '0'								
RXRTR: Re	eceiver Rem	ote Transmi	ission Requ	lest bit						
1 = Remote	e transfer red	quest								
0 = No rem	ote transfer	request								
RB1: Rese	rved bit 1									
Reserved b	y CAN Spec	c and read a	<b>s</b> '0'.							
RB0: Rese	rved bit 0									
Reserved b	y CAN Spec	c and read a	<b>s</b> '0'.							
DLC3:DLC	0: Data Len	gth Code bit	S							
1111 = Invalid										
1110 = Invalid										
1101 = Inv	alid									
1100 = Inv	alid									
1011 = Inv	alid									
$1010 = \ln v_{0}$	alid									
$1001 = \ln v_{0}$	alid									
1000 = Dai	a length = 8	bytes								
0111 = Dat	a length = $7$	bytes								
0110 = Dat	a length = 6	bytes								
0101 = Dat	a length = 5	bytes								
0100 = Dat	a length – 4	bytes								
0011 - Dat	a length – 2	bytes								
00010 = Dat	a length = 1	bytes								
0000 = Dat	a length = 0	bytes								
		-,								
Legend:										
R = Readat	ole bit	W = Writal	ole bit	U = Unim	plemented	bit, read as	0'			
- n = Value	at POR	'1' = Bit is	set	'0' = Bit i	s cleared	x = Bit is u	nknown			
	U-0 bit 7 Unimpleme RXRTR: Re 1 = Remote 0 = No rem RB1: Rese Reserved b RB0: Rese Reserved b DLC3:DLC 1111 = Inv: 1110 = Inv: 1110 = Inv: 1100 = Inv: 1010 = Inv: 1000 = In	U-0 R-x MXRTR bit 7 Unimplemented: Read RXRTR: Receiver Rem 1 = Remote transfer rec 0 = No remote transfer RB1: Reserved bit 1 Reserved by CAN Spec RB0: Reserved bit 0 Reserved by CAN Spec RD1C3:DLC0: Data Len 1111 = Invalid 1110 = Invalid 1110 = Invalid 1101 = Invalid 1101 = Invalid 1010 = Invalid 1001 = Invalid 1001 = Invalid 1001 = Invalid 1000 = Data length = 8 0111 = Data length = 4 0111 = Data length = 3 0010 = Data length = 2 0001 = Data length = 1 0000 = Data length = 0 Legend: R = Readable bit - n = Value at POR	U-0R-xR-x-RXRTRRB1bit 7Unimplemented: Read as '0'RXRTR: Receiver Remote Transmining1 = Remote transfer request0 = No remote transfer request0 = No remote transfer requestRB1: Reserved bit 1Reserved bit 1Reserved bit 0Reserved by CAN Spec and read atDLC3:DLC0: Data Length Code bit1111 = Invalid1100 = Invalid1010 = Data length = 8 bytes0111 = Data length = 7 bytes0111 = Data length = 6 bytes0111 = Data length = 4 bytes0111 = Data length = 2 bytes0010 = Data length = 2 bytes0011 = Data length = 1 bytes0001 = Data length = 0 bytes0001 = Data length = 1 bytes0001 = Data length = 1 bytes0000 = Data length =	U-0R-xR-xR-x-RXRTRRB1RB0bit 7Unimplemented: Read as '0'RXRTR: Receiver Remote Transmission Requ1 = Remote transfer request0 = No remote transfer requestRB1: Reserved bit 1Reserved by CAN Spec and read as '0'.RB0: Reserved bit 0Reserved by CAN Spec and read as '0'.DLC3:DLC0: Data Length Code bits1111 = Invalid1100 = Invalid1001 = Invalid1001 = Invalid1001 = Invalid1000 = Data length = 8 bytes0111 = Invalid1000 = Data length = 8 bytes0111 = Data length = 7 bytes0110 = Data length = 7 bytes0110 = Data length = 5 bytes0101 = Data length = 4 bytes0010 = Data length = 4 bytes0010 = Data length = 1 bytes0001 = Data length = 1 bytes0001 = Data length = 0 bytesCegend:R = Readable bitW = Writable bit- n = Value at POR'1' = Bit is set	U-0R-xR-xR-xR-x-RXRTRRB1RB0DLC3bit 7Unimplemented: Read as '0'RXRTR: Receiver Remote Transmission Request bit1 = Remote transfer request0 = No remote transfer requestRB1: Reserved bit 1Reserved by CAN Spec and read as '0'.RB0: Reserved bit 0Reserved by CAN Spec and read as '0'.DLC3:DLC0: Data Length Code bits1111 = Invalid1100 = Invalid1010 = Data length = 8 bytes0111 = Data length = 7 bytes0101 = Data length = 4 bytes0101 = Data length = 2 bytes0010 = Data length = 2 bytes0011 = Data length = 1 bytes0011 = Data length = 0 bytesClegend:R = Readable bitW = Writable bitU = Un	U-0R-xR-xR-xR-xR-x-RXRTRRB1RB0DLC3DLC2bit 7Unimplemented: Read as '0'RXRTR: Receiver Remote Transmission Request bit1 = Remote transfer request0 = No remote transfer requestRB1: Reserved bit 1Reserved bit 1Reserved bit 0Reserved by CAN Spec and read as '0'.DLC3:DLC0: Data Length Code bits1111 = Invalid1110 = Invalid1100 = Invalid1011 = Invalid1010 = Data length = 8 bytes0111 = Data length = 8 bytes0111 = Data length = 7 bytes0111 = Data length = 4 bytes0111 = Data length = 2 bytes0001 = Data length = 2 bytes0001 = Data length = 1 bytes0001 = Data length = 1 bytes0001 = Data length = 0 bytes	U-0       R-x       R-x       R-x       R-x       R-x       R-x       R-x         -       RXRTR       RB1       RB0       DLC3       DLC2       DLC1         bit 7         Unimplemented: Read as '0'         RXRTR: Receiver Remote Transmission Request bit         1 = Remote transfer request       0       No remote transfer request         0 = No remote transfer request       RB1: Reserved bit 1         Reserved by CAN Spec and read as '0'. <b>DLC3: DLC0:</b> Data Length Code bits         1111 = Invalid       1100 = Invalid         1100 = Invalid       1010 = Invalid         1010 = Data length = 8 bytes       0110 = Data length = 5 bytes         0110 = Data length = 4 bytes       0010 = Data length = 1 bytes         0010 = Data length = 1 bytes       0001 = Data length = 1 bytes         0010 = Data length = 0 bytes       001 = Data length = 1 bytes         0000 = Data length = 1 bytes			

### 23.3.3 NORMAL MODE

This is the standard operating mode of the PIC18F6585/8585/6680/8680 devices. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18F6585/8585/6680/8680 devices will transmit messages over the CAN bus.

### 23.3.4 LISTEN ONLY MODE

Listen Only mode provides a means for the PIC18F6585/8585/6680/8680 devices to receive all messages, including messages with errors. This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations. For auto-baud detection, it is necessary that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The filters and masks can be used to allow only particular messages to be loaded into the receive registers, or the filter masks can be set to all zeros to allow a message with any identifier to pass. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

# 23.3.5 LOOPBACK MODE

This mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing. In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The CANTX pin will revert to port I/O while the device is in this mode. The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCON register.

### 23.3.6 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive any message. In functional Mode 0, the Error Recognition mode is activated by setting the RXM<1:0> bits in the RXBnCON registers to '11'. In this mode, the data which is in the message assembly buffer until the error time, is copied in the receive buffer and can be read via the CPU interface.

# 23.4 CAN Module Functional Modes

In addition to CAN modes of operation, the ECAN module offers a total of three functional modes. Each of these modes are identified as Mode 0, Mode 1 and Mode 2.

### 23.4.1 MODE 0 - LEGACY MODE

Mode 0 is designed to be fully compatible with CAN modules used in PIC18CXX8 and PIC18FXX8 devices. This is the default mode of operation on all Reset conditions. As a result, module code written for the PIC18XX8 CAN module may be used on the ECAN module without any code changes.

The following is the list of resources available in Mode 0:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Two acceptance masks, one for each receive buffer: RXM0, RXM1
- Six acceptance filters, 2 for RXB0 and 4 for RXB1: RXF0, RXF1, RXF2, RXF3, RXF4, RXF5

### 23.4.2 MODE 1 – ENHANCED LEGACY MODE

Mode 1 is similar to Mode 0, with the exception that more resources are available in Mode 1. There are 16 acceptance filters and two Acceptance Mask registers. Acceptance Filter 15 can be used as either an acceptance filter or an Acceptance Mask register. In addition to three transmit and two receive buffers, there are six more message buffers. One or more of these additional buffers can be programmed as transmit or receive buffers. These additional buffers can also be programmed to automatically handle RTR messages.

Fourteen of 16 Acceptance Filter registers can be dynamically associated to any receive buffer and Acceptance Mask register. This capability can be used to associate more than one filter to any one buffer.

IOR	LW	Inclusive	OR lite	ral with	w
Synt	ax:	[ label ]	IORLW	k	
Ope	rands:	$0 \le k \le 25$	55		
Ope	ration:	(W) .OR.	$k \rightarrow W$		
State	us Affected:	N, Z			
Enco	oding:	0000	1001	kkkk	kkkk
Des	cription:	The conte the eight- placed in	ents of W bit literal W.	/ are OF I 'k'. The	R'ed with e result is
Words:		1			
Cycl	es:	1			
QC	cycle Activity				
	Q1	Q2	Q3	}	Q4
	Decode	Read literal 'k'	Proce Data	ss V a	/rite to W
<u>Exa</u>	<u>mple</u> :	IORLW	0x35		
	Before Instru	uction			
	W =	0x9A			
	After Instruct	tion			
	W =	0xBF			

IORWF	Inclusive OR W with f						
Syntax:	[ label ]	IORWF	f [,d [,;	a]]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5					
Operation:	(W) .OR.	$(f) \rightarrow des$	st				
Status Affected:	N, Z	N, Z					
Encoding:	0001	00da	ffff	ffff			
	'd' is '1', the result is placed if w' in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).						
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proces Data	ss V de:	Vrite to stination			
Example:		ESULT,	0, 1				

Before Instru	ctior	)				
RESULT	=	0x13				
W	=	0x91				
After Instruction						
RESULT	=	0x13				
W	=	0x93				

# 26.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 26.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PIC microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 26.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC microcontrollers. The MPLAB ICD 2 utilizes the incircuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, singlestepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices

# 26.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode.

# 26.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/ MMC card for file storage and secure data applications.

DC Cha	iracteris	stics	Standard Operating Conditions (unless otherwise Operating temperature -40°C ≤ TA ≤ +85°C for industr -40°C ≤ TA ≤ +125°C for exter		unless otherwise stated) $\leq +85^{\circ}$ C for industrial $\leq +125^{\circ}$ C for extended		
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
		Internal Program Memory Programming Specifications (Note 1)					
D110	Vpp	Voltage on MCLR/VPP pin	9.00	—	13.25	V	(Note 2)
D112	IPP	Current into MCLR/VPP pin	—	—	5	μA	
D113	IDDP	Supply Current during Programming	—	_	10	mA	
		Data EEPROM Memory					
D120	ED	Cell Endurance	100K	1M	—	E/W	-40°C to +85°C
D120A	ED	Cell Endurance	10K	100K	—	E/W	+85°C to +125°C
D121	Vdrw	VDD for Read/Write	VMIN	—	5.5	V	Using EECON to read/write, VMIN = Minimum operating voltage
D122	TDEW	Erase/Write Cycle Time	—	4	—	ms	
D123	TRETD	Characteristic Retention	40	—	—	Year	-40°C to +85°C (Note 3)
D123A	TRETD	Characteristic Retention	100	—	—	Year	25°C (Note 3)
		Program Flash Memory					
D130	Eр	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C
D130A	Eр	Cell Endurance	1000	10K	—	E/W	+85°C to +125°C
D131	Vpr	VDD for Read	Vmin	—	5.5	V	VMIN = Minimum operating voltage
D132	VIE	VDD for Block Erase	4.5	—	5.5	V	Using ICSP port
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port
D132B	VPEW	VDD for Self-timed Write	Vmin	—	5.5	V	VMIN = Minimum operating voltage
D133	TIE	ICSP Block Erase Cycle Time	_	5	—	ms	VDD > 4.5V
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	—	-	ms	VDD > 4.5V
D133A	Tiw	Self-timed Write Cycle Time	—	2.5	—	ms	
D134	TRETD	Characteristic Retention	40	—	—	Year	-40°C to +85°C (Note 3)
D134A	TRETD	Characteristic Retention	100	—	—	Year	25°C (Note 3)

### TABLE 27-4: MEMORY PROGRAMMING REQUIREMENTS

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** These specifications are for programming the on-chip program memory through the use of table write instructions.

2: The pin may be kept in this range at times other than programming but it is not recommended.

**3:** Retention time is valid provided no other specifications are violated.

Param. No.	Symbol	Characteristics	Min	Тур	Max	Units
150	TADV2ALL	Address Out Valid to ALE $\downarrow$ (address setup time)	0.25 Tcy - 10	—	_	ns
151	TALL2ADL	ALE $\downarrow$ to Address Out Invalid (address hold time)	5	—	_	ns
153	TwrH2adl	WRn $\uparrow$ to Data Out Invalid (data hold time)	5	-	Ι	ns
154	TwrL	WRn Pulse Width	0.5 TCY – 5	0.5 TCY	_	ns
156	TADV2wrH	Data Valid before WRn ↑ (data setup time)	0.5 TCY - 10	_	Ι	ns
157	TBSV2WRL	Byte Select Valid before WRn $\downarrow$ (byte select setup time)	0.25 TCY	-	Ι	ns
157A	TwrH2bsI	WRn $\uparrow$ to Byte Select Invalid (byte select hold time)	0.125 TCY - 5	—	_	ns
166	TALH2ALH	ALE $\uparrow$ to ALE $\uparrow$ (cycle time)	—	0.25 TCY	Ι	ns
171	TALH2CSL	Chip Enable Active to ALE $\downarrow$	—	—	10	ns
171A	TUBL20EH	AD Valid to Chip Enable Active	0.25 TCY - 20	—	—	ns

# TABLE 27-10: PROGRAM MEMORY WRITE TIMING REQUIREMENTS (VDD = 4.2 TO 5.5V)

# FIGURE 27-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING



			•				
Param. No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	-	μS	PIC18FXX8X must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μS	PIC18FXX8X must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	_		
101	TLOW	Clock Low Time	100 kHz mode	4.7	-	μS	PIC18FXX8X must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μS	PIC18FXX8X must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	_		
102	TR	SDA and SCL Rise	100 kHz mode	—	1000	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall	100 kHz mode	—	300	ns	
		Time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	4.7	_	μs	Only relevant for Repeated
		Setup Time	400 kHz mode	0.6	_	μs	Start condition
91	THD:STA	Start Condition	100 kHz mode	4.0	—	μS	After this period, the first
		Hold Time	400 kHz mode	0.6	—	μs	clock pulse is generated
106	THD:DAT	Data Input Hold	100 kHz mode	0	—	ns	_
		Time	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup	100 kHz mode	250	—	ns	(Note 2)
		lime	400 kHz mode	100	_	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	4.7	-	μS	_
		Setup Time	400 kHz mode	0.6	_	μS	
109	ΤΑΑ	Output Valid from	100 kHz mode	_	3500	ns	(Note 1)
		CIOCK	400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	-	μS	can Start
D102	Св	Bus Capacitive Load	ding	— —	400	pF	

# TABLE 27-20: I<sup>2</sup>C BUS DATA REQUIREMENTS (SLAVE MODE)

**Note 1:** As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I<sup>2</sup>C bus device can be used in a Standard mode I<sup>2</sup>C bus system but the requirement, TSU:DAT  $\ge$  250 ns, must then be met. This will automatically be the case if the device does not stretch the low period of the SCL signal. If such a device does stretch the low period of the SCL signal, it must output the next data bit to the SDA line.

TR max. + TsU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I<sup>2</sup>C bus specification) before the SCL line is released.

NOTES:

# Е

ECAN Module	275
Baud Rate Setting	337
Bit Time Partitioning	337
Bit Timing Configuration	
Registers	340
Calculating To, Nominal Bit Rate and	
Nominal Bit Time	338
CAN Baud Rate Registers	315
CAN Control and Status	
Registers	277
CAN Controller Register Map	323
CAN I/O Control Register	
CAN Interrupt Registers	319
CAN Interrupts	342
Acknowledge	343
Bus Activity Wake-up	343
Bus-Off	
Code Bits	
Error	
Message Error	343
Receive	343
Receiver Bus Passive	343
Receiver Overflow	343
Receiver Warning	343
Transmit	342
Transmitter Bus Passive	343
Transmitter Warning	343
CAN Message Buffers	331
Dedicated Paceive	331
Dedicated Trapsmit	331
Brogrammable Auto PTP	
Programmable	
Flogrammable Transmit/Dessive	224
	331
CAN Message Transmission	332
Aborung	332
Initiating	332
	333
CAN Modes of Operation	
CAN Registers	
Configuration Mode	328
Dedicated CAN Receive	
Buffer Registers	291
Dedicated CAN Transmit	
Buffer Registers	
Disable Mode	328
Error Detection	341
Acknowledge	341
Bit	341
CRC	341
Error Modes and Counters	341
Error States	341
Form	341
Stuff Bit	341
Error Modes State (diagram)	342
Error Recognition Mode	330
Filter-Mask Truth (table)	335
Functional Modes	330
Mode 0 - Legacy Mode	330
Mode 1 - Enhanced	
Legacy Mode	330
Mode 2 - Enhanced	
FIFO Mode	331

Information Processing Time	220
(IPT)	338
Lengthening a Bit Period	339
Listen Only Mode	330
Loopback Mode	330
Message Acceptance Filters	
and Masks 306,	335
Message Acceptance Mask and	
Filter Operation	336
Message Reception	334
Enhanced FIFO Mode	335
Priority	334
Time-Stamping	335
Normal Mode	328
Oscillator Tolerance	340
Overview	275
Phase Buffer Segments	338
Programmable TX/RX and	
Auto-RTR Buffers	297
Programming Time Segments	340
Propagation Segment	338
Sample Point	338
Shortening a Bit Period	340
Synchronization	339
Hard	339
Resynchronization	339
Rules	339
Synchronization Segment	338
Time Quanta	338
Electrical Characteristics	413
Enhanced Capture/Compare/PWM	
(ECCP)	175
Outputs	176
Enhanced PWM Mode.	
See PWM (ECCP Module).	
Enhanced Universal Synchronous	
Asynchronous Receiver	
Transmitter (USART)	229
Errata	7
Error Recognition Mode	328
Evaluation and Programming Tools	411
Example SPI Mode Requirements	
(Master Mode CKF = 0)	437
Example SPI Mode Requirements	
(Master Mode CKF = 1)	438
Example SPI Mode Requirements	100
(Slave Mode CKE = 0)	439
Example SPI Slave Mode Requirements	100
(CKF = 1)	440
External Clock Timing	110
Requirements	428
External Memory Interface	03
16-bit Byte Select Mode	08
16-bit Byte Write Mode	90
16-bit Mode	90
16-bit Mode Timing	00
10 DIL MOUE THINNY	
16-bit Word Write Mode	00
16-bit Word Write Mode	97
16-bit Word Write Mode PIC18F8X8X External Bus -	97 97
16-bit Word Write Mode PIC18F8X8X External Bus - I/O Port Functions Program Memory Modes	97 95
16-bit Word Write Mode PIC18F8X8X External Bus - I/O Port Functions Program Memory Modes	97 95 93