



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, EBI/EMI, I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	48KB (24K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8585-i-pt

Pin Diagrams (Continued)




TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	Applicabl	e Devices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	PIC18F6X8X	PIC18F8X8X	0 0000	0 0000	0 uuuu (3)	
TOSH	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu ⁽³⁾	
TOSL	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu(3)	
STKPTR	PIC18F6X8X	PIC18F8X8X	00-0 0000	uu-0 0000	uu-u uuuu (3)	
PCLATU	PIC18F6X8X	PIC18F8X8X	0 0000	0 0000	u uuuu	
PCLATH	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PCL	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	PIC18F6X8X	PIC18F8X8X	00 0000	00 0000	uu uuuu	
TBLPTRH	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
TABLAT	PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PRODH	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PRODL	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INTCON	PIC18F6X8X	PIC18F8X8X	0000 000x	0000 000x	uuuu uuuu(1)	
INTCON2	PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu(1)	
INTCON3	PIC18F6X8X	PIC18F8X8X	1100 0000	1100 0000	uuuu uuuu(1)	
INDF0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTINC0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTDEC0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PREINC0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PLUSW0	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
FSR0H	PIC18F6X8X	PIC18F8X8X	xxxx	uuuu	uuuu	
FSR0L	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
WREG	PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INDF1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTINC1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
POSTDEC1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PREINC1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	
PLUSW1	PIC18F6X8X	PIC18F8X8X	N/A	N/A	N/A	

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 3-2 for Reset value for specific condition.
 - 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
 - 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
 - 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

REGISTER 5-1: EECON1 REGISTER (ADDRESS FA6h)

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

- bit 7 **EEPGD:** Flash Program or Data EEPROM Memory Select bit
 - 1 = Access Flash program memory
 - 0 = Access data EEPROM memory
- bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit
 - 1 = Access configuration registers
 - 0 = Access Flash program or data EEPROM memory
- bit 5 Unimplemented: Read as '0'
- bit 4 FREE: Flash Row Erase Enable bit
 - 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)
 - 0 = Perform write only
- bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit
 - 1 = A write operation is prematurely terminated
 - (any Reset during self-timed programming in normal operation)
 - 0 = The write operation completed

Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

- bit 2 WREN: Flash Program/Data EEPROM Write Enable bit
 - 1 = Allows write cycles
 - 0 = Inhibits write to the EEPROM
- bit 1 WR: Write Control bit
 - 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)
 - 0 = Write cycle to the EEPROM is complete
- bit 0 RD: Read Control bit
 - 1 = Initiates an EEPROM read. (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.)
 - 0 = Does not initiate an EEPROM read

Legend:		
R = Readable bit	U = Unimplemented bit, read as '0'	
W = Writable bit	S = Settable bit	- n = Value after erase
'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

22.2.1 REFERENCE VOLTAGE SET POINT

The internal reference voltage of the LVD module, specified in electrical specification parameter #D423, may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low-voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter #36. The low-voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 22-4.

22.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

22.3 Operation During Sleep

When enabled, the LVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

22.4 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the LVD module to be turned off.

REGISTER 23-26: BnSIDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0 < n >) = 0]^{(1)}$

R-x	R-x	R-x	R-x	R-x	U-0	R-x	R-x
SID2	SID1	SID0	SRR	EXID	_	EID17	EID16
bit 7		*	,	,	,	,	bit 0

bit 7-5 **SID2:SID0:** Standard Identifier bits, if EXID = 0;

Extended Identifier bits EID20:EID18, if EXID = 1.

bit 4 SRR: Substitute Remote Transmission Request bit (only when EXID = 1)

1 = Remote transmission request occurred

0 = No remote transmission request occurred

bit 3 EXID: Extended Identifier Enable bit

1 = Received message is an extended identifier frame, SID10:SID0 are EID28:EID18

0 = Received message is a standard identifier frame

bit 2 Unimplemented: Read as '0'

bit 1-0 EID17:EID16: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 23-27: BnSiDL: TX/RX BUFFER n STANDARD IDENTIFIER REGISTERS, LOW BYTE IN TRANSMIT MODE $[0 \le n \le 5, TXnEN (BSEL0 < n >) = 1]^{(1)}$

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	EXIDE	_	EID17	EID16
hit 7	•	•	•	•	,		hit ∩

bit 7-5 **SID2:SID0:** Standard Identifier bits, if EXIDE = 0;

Extended Identifier bits EID20:EID18, if EXIDE = 1.

bit 4 Unimplemented: Read as '0'

bit 3 **EXIDE:** Extended Identifier Enable bit

1 = Received message is an extended identifier frame, SID10:SID0 are EID28:EID18

0 = Received message is a standard identifier frame

bit 2 Unimplemented: Read as '0'

bit 1-0 EID17:EID16: Extended Identifier bits

Note 1: These registers are available in Mode 1 and 2 only.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

23.2.3.2 Message Acceptance Filters and Masks

This subsection describes the message acceptance filters and masks for the CAN receive buffers.

Note: These registers are writable in Configuration mode only.

REGISTER 23-37: RXFnSIDH: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER REGISTERS, HIGH BYTE $[0 \le n \le 15]^{(1)}$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| SID10 | SID9 | SID8 | SID7 | SID6 | SID5 | SID4 | SID3 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 **SID10:SID3:** Standard Identifier Filter bits, if EXIDEN = 0;

Extended Identifier Filter bits EID28:EID21, if EXIDEN = 1.

Note 1: Registers RXF6SIDH:RXF15SIDH are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-38: RXFnSIDL: RECEIVE ACCEPTANCE FILTER n STANDARD IDENTIFIER FILTER REGISTERS, LOW BYTE $[0 \le n \le 15]^{(1)}$

R/W-x	R/W-x	R/W-x	U-0	R/W-x	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	EXIDEN	_	EID17	EID16
bit 7							bit 0

bit 7-5 **SID2:SID0:** Standard Identifier Filter bits, if EXIDEN = 0;

Extended Identifier Filter bits EID20:EID18, if EXIDEN = 1.

bit 4 Unimplemented: Read as '0'

bit 3 **EXIDEN:** Extended Identifier Filter Enable bit

1 = Filter will only accept extended ID messages

0 = Filter will only accept standard ID messages

Note: In Mode 0, this bit must be set/cleared as required, irrespective of corresponding

mask register value.

bit 2 **Unimplemented:** Read as '0'

bit 1-0 EID17:EID16: Extended Identifier Filter bits

Note 1: Registers RXF6SIDL:RXF15SIDL are available in Mode 1 and 2 only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-42: RXMnSIDL: RECEIVE ACCEPTANCE MASK n STANDARD IDENTIFIER MASK REGISTERS, LOW BYTE $[0 \le n \le 1]$

R/W-x	R/W-x	R/W-x	U-0	R/W-0	U-0	R/W-x	R/W-x
SID2	SID1	SID0	_	EXIDEN ⁽¹⁾	_	EID17	EID16
bit 7	•	,	•			,	bit 0

bit 0

bit 7-5 SID2:SID0: Standard Identifier Mask bits, or Extended Identifier Mask bits EID20:EID18

bit 4 Unimplemented: Read as '0'

bit 3 Mode 0:

Unimplemented: Read as '0'

Mode 1. 2:

EXIDEN: Extended Identifier Filter Enable Mask bit⁽¹⁾

1 = Messages selected by EXIDEN bit in RXFnSIDL will be accepted 0 = Both standard and extended identifier messages will be accepted

Note 1: This bit is available in Mode 1 and 2 only.

bit 2 Unimplemented: Read as '0'

bit 1-0 EID17:EID16: Extended Identifier Mask bits

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 23-43: RXMnEIDH: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK REGISTERS, HIGH BYTE $[0 \le n \le 1]$

	R/W-x							
Ĭ	EID15	EID14	EID13	EID12	EID11	EID10	EID9	EID8
	bit 7							bit 0

bit 7-0 EID15: EID8: Extended Identifier Mask bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 23-44: RXMnEIDL: RECEIVE ACCEPTANCE MASK n EXTENDED IDENTIFIER MASK REGISTERS, LOW BYTE $[0 \le n \le 1]$

| R/W-x |
|-------|-------|-------|-------|-------|-------|-------|-------|
| EID7 | EID6 | EID5 | EID4 | EID3 | EID2 | EID1 | EID0 |
| bit 7 | | | | | | | bit 0 |

bit 7-0 EID7:EID0: Extended Identifier Mask bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

23.3.3 NORMAL MODE

This is the standard operating mode of the PIC18F6585/8585/6680/8680 devices. In this mode, the device actively monitors all bus messages and generates Acknowledge bits, error frames, etc. This is also the only mode in which the PIC18F6585/8585/6680/8680 devices will transmit messages over the CAN bus.

23.3.4 LISTEN ONLY MODE

Listen Only mode provides a means for the PIC18F6585/8585/6680/8680 devices to receive all messages, including messages with errors. This mode can be used for bus monitor applications or for detecting the baud rate in 'hot plugging' situations. For auto-baud detection, it is necessary that there are at least two other nodes which are communicating with each other. The baud rate can be detected empirically by testing different values until valid messages are received. The Listen Only mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The filters and masks can be used to allow only particular messages to be loaded into the receive registers, or the filter masks can be set to all zeros to allow a message with any identifier to pass. The error counters are reset and deactivated in this state. The Listen Only mode is activated by setting the mode request bits in the CANCON register.

23.3.5 LOOPBACK MODE

This mode will allow internal transmission of messages from the transmit buffers to the receive buffers without actually transmitting messages on the CAN bus. This mode can be used in system development and testing. In this mode, the ACK bit is ignored and the device will allow incoming messages from itself, just as if they were coming from another node. The Loopback mode is a silent mode, meaning no messages will be transmitted while in this state, including error flags or Acknowledge signals. The CANTX pin will revert to port I/O while the device is in this mode. The filters and masks can be used to allow only particular messages to be loaded into the receive registers. The masks can be set to all zeros to provide a mode that accepts all messages. The Loopback mode is activated by setting the mode request bits in the CANCON register.

23.3.6 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive any message. In functional Mode 0, the Error Recognition mode is activated by setting the RXM<1:0> bits in the RXBnCON registers to '11'. In this mode, the data which is in the message assembly buffer until the error time, is copied in the receive buffer and can be read via the CPU interface.

23.4 CAN Module Functional Modes

In addition to CAN modes of operation, the ECAN module offers a total of three functional modes. Each of these modes are identified as Mode 0, Mode 1 and Mode 2.

23.4.1 MODE 0 - LEGACY MODE

Mode 0 is designed to be fully compatible with CAN modules used in PIC18CXX8 and PIC18FXX8 devices. This is the default mode of operation on all Reset conditions. As a result, module code written for the PIC18XX8 CAN module may be used on the ECAN module without any code changes.

The following is the list of resources available in Mode 0:

- Three transmit buffers: TXB0, TXB1 and TXB2
- Two receive buffers: RXB0 and RXB1
- Two acceptance masks, one for each receive buffer: RXM0, RXM1
- Six acceptance filters, 2 for RXB0 and 4 for RXB1: RXF0, RXF1, RXF2, RXF3, RXF4, RXF5

23.4.2 MODE 1 – ENHANCED LEGACY MODE

Mode 1 is similar to Mode 0, with the exception that more resources are available in Mode 1. There are 16 acceptance filters and two Acceptance Mask registers. Acceptance Filter 15 can be used as either an acceptance filter or an Acceptance Mask register. In addition to three transmit and two receive buffers, there are six more message buffers. One or more of these additional buffers can be programmed as transmit or receive buffers. These additional buffers can also be programmed to automatically handle RTR messages.

Fourteen of 16 Acceptance Filter registers can be dynamically associated to any receive buffer and Acceptance Mask register. This capability can be used to associate more than one filter to any one buffer.

24.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

All PIC18F6585/8585/6680/8680 devices have a Watchdog Timer which is permanently enabled via the configuration bits or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT) which provides a fixed delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits is used to select various options.

24.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped, starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h through 3FFFFh) which can only be accessed using table reads and table writes.

Programming the Configuration registers is done in a manner similar to programming the Flash memory. The EECON1 register WR bit starts a self-timed write to the Configuration register. In normal Operation mode, a TBLWT instruction with the TBLPTR pointed to the Configuration register sets up the address and the data for the Configuration register write. Setting the WR bit starts a long write to the Configuration register. The Configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell.

24.4.1 PROGRAM MEMORY CODE PROTECTION

The user memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The Configuration registers may be read and written with the table read and table write instructions.

In User mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruction that executes from a location outside of

that block is not allowed to read and will result in reading '0's. Figures 24-4 through 24-6 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

FIGURE 24-4: TABLE WRITE (WRTn) DISALLOWED




TABLE 25-2: PIC18FXXX INSTRUCTION SET

Operand	nic,	Description	Cycles	16-E	3it Instr	uction \	Vord	Status	Notes
Operano	ds	Description	Cycles	MSb			LSb	Affected	Notes
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS							
ADDWF f	, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC f	, d, a	Add WREG and Carry bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF f	, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF f	, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF f	, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ f	, а	Compare f with WREG, Skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT f	, а	Compare f with WREG, Skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT f	, а	Compare f with WREG, Skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF f	, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ f	, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ f	, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF f	, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ f	, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ f	, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF f	, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF f	, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF f	s, f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	5, u	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF f	, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF f	, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF f	, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF f	, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	-
RLNCF f	, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF f	, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	-
RRNCF f	, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF f	, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB f	, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
		borrow							
		Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB f	, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
		borrow							
SWAPF f	, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ f	, a	Test f, Skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF f	, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
BIT-ORIEN	TED FI	LE REGISTER OPERATIONS							
BCF f	, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF f	, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC f	, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
		Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
		Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2

- Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.
 - 2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.
 - 3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.
 - **4:** Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.
 - 5: If the table write starts the write cycle to internal memory, the write will continue until terminated.

MOVFF	Move f to	o f		
Syntax:	[label]	MOVFF	f_s, f_d	
Operands:	$\begin{array}{l} 0 \leq f_{S} \leq 4 \\ 0 \leq f_{d} \leq 4 \end{array}$			
Operation:	$(f_s) \to f_d$			
Status Affected:	None			
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	ffffs ffffd
Description:	The cont	ents of so	ource reg	ister 'f _s '

The contents of source register 'fs' are moved to destination register 'fd'. Location of source 'fs' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'fd' can also be anywhere from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as

the destination register

Words: Cycles: 2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

Before Instruction

REG1 0x33 REG2 0x11

After Instruction

REG1 REG2 0x33.

MOVLB	Move lite	eral to lo	w nibble	IN BSR
Syntax:	[label]	MOVLB	k	
Operands:	$0 \le k \le 25$	55		
Operation:	$k \to BSR$			
Status Affected:	None			
Encoding:	0000	0001	kkkk	kkkk
Description:	The 8-bit the Bank			
Words:	1			
Cycles:	1			

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write
	'k'	Data	literal 'k' to
			BSR

Example: MOVLB

Before Instruction

BSR register = 0x02

After Instruction

BSR register = 0x05

27.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 27-5 apply to all timing specifications unless otherwise noted. Figure 27-5 specifies the load conditions for the timing specifications.

TABLE 27-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

Standard Operating Conditions (unless otherwise stated)

Operating temperature -40°C ≤ TA ≤ +85°C for industrial
-40°C ≤ TA ≤ +125°C for extended

Operating voltage VDD range as described in DC spec Section 27.1 and Section 27.3.

LC parts operate for industrial temperatures only.

FIGURE 27-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS





TABLE 27-9: PROGRAM MEMORY READ TIMING REQUIREMENTS (VDD = 4.2 TO 5.5V)

Param. No	Symbol	Characteristics	Min	Тур	Max	Units
150	TADV2ALL	Address Out Valid to ALE ↓ (address setup time)	0.25 Tcy - 10	_	_	ns
151	TALL2ADL	ALE ↓ to Address Out Invalid (address hold time)	5	_	_	ns
155	TALL20EL	ALE ↓ to OE ↓	10	0.125 TcY	_	ns
160	TADZ20EL	AD High-Z to $\overline{OE} \downarrow$ (bus release to \overline{OE})	0	_	_	ns
161	TOEH2ADD	OE ↑ to AD Driven	0.125 Tcy - 5	_	_	ns
162	TADV20EH	LS Data Valid before OE ↑ (data setup time)	20	_	_	ns
163	TOEH2ADL	OE ↑ to Data In Invalid (data hold time)	0	_	_	ns
164	TALH2ALL	ALE Pulse Width	_	0.25 TcY	_	ns
165	TOEL20EH	OE Pulse Width	0.5 Tcy - 5	0.5 Tcy	_	ns
166	TALH2ALH	ALE ↑ to ALE ↑ (cycle time)	_	1 Tcy	_	ns
167	TACC	Address Valid to Data Valid	0.75 Tcy - 25	_	_	ns
168	TOE	OE ↓ to Data Valid		_	0.5 Tcy - 25	ns
169	TALL20EH	ALE ↓ to OE ↑	0.625 Tcy - 10	_	0.625 Tcy + 10	ns
171	TALH2CSL	Chip Select Active to ALE ↓	_	_	10	ns
171A	TUBL20EH	AD Valid to Chip Select Active	0.25 Tcy - 20	_	_	ns

FIGURE 27-9: PROGRAM MEMORY WRITE TIMING DIAGRAM








TABLE 27-18: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input		Tcy	1	ns	
71	TscH	SCK Input High Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
71A			Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
72A			Single Byte	40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clo	ck Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to SCK Ed	ge	100	_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X	_	25	ns	
			PIC18LFXX8X		45	ns	
76	TDOF	SDO Data Output Fall Time	•		25	ns	
77	TssH2DoZ	SS ↑ to SDO Output High-Impedance		10	50	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8X	_	25	ns	
		(Master mode)	PIC18LFXX8X	_	45	ns	
79	TscF	SCK Output Fall Time (Master mode)	•	_	25	ns	
80	TscH2DoV,	SDO Data Output Valid after SCK	PIC18FXX8X	_	50	ns	
	TscL2doV	Edge	PIC18LFXX8X	_	100	ns	
82	TssL2DoV	SDO Data Output Valid after SS ↓	PIC18FXX8X	_	50	ns	
		Edge	PIC18LFXX8X	_	100	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.

FIGURE 28-3: TYPICAL IDD vs. Fosc OVER VDD (HS/PLL MODE)




FIGURE 28-4: MAXIMUM IDD vs. Fosc OVER VDD (HS/PLL MODE)




FIGURE 28-13: AVERAGE FOSC vs. VDD FOR VARIOUS R's (RC MODE, C = 100 pF, TEMP = 25°C)






FIGURE 28-14: AVERAGE FOSC VS. VDD FOR VARIOUS R'S (RC MODE, C = 300 pF, TEMP = 25°C)







E	
ECAN Module	275
Baud Rate Setting	
Bit Time Partitioning	
Bit Timing Configuration	
Registers	340
Calculating To, Nominal Bit Rate and	
Nominal Bit Time	338
CAN Baud Rate Registers	315
CAN Control and Status	
Registers	
CAN Controller Register Map	
CAN I/O Control Register	
CAN Interrupt Registers	
CAN Interrupts	
Acknowledge	
Bus Activity Wake-up	
Bus-Off	
Code Bits	
Error	
Message Error	
Receive	
Receiver Bus Passive	
Receiver Overflow	
Receiver Warning	
Transmit Transmitter Bus Passive	
Transmitter Warning	
CAN Message Buffers	
Dedicated Receive	
Dedicated Transmit	
Programmable Auto-RTR	
Programmable	
Transmit/Receive	331
CAN Message Transmission	
Aborting	
Initiating	332
Priority	333
CAN Modes of Operation	328
CAN Registers	277
Configuration Mode	328
Dedicated CAN Receive	
Buffer Registers	291
Dedicated CAN Transmit	
Buffer Registers	
Disable Mode	
Error Detection	
Acknowledge	
Bit	
CRC Error Modes and Counters	
Error States	
Form	
Stuff Bit	
Error Modes State (diagram)	
Error Recognition Mode	
Filter-Mask Truth (table)	
Functional Modes	
Mode 0 - Legacy Mode	
Mode 1 - Enhanced	
Legacy Mode	330
Mode 2 - Enhanced	
FIFO Mode	331

Information Processing Time
(IPT)
Lengthening a Bit Period
Listen Only Mode330
Loopback Mode
Message Acceptance Filters
and Masks 306, 335
Message Acceptance Mask and
Filter Operation
Message Reception
Enhanced FIFO Mode
Priority
Time-Stamping
Normal Mode
Oscillator Tolerance
Overview
Phase Buffer Segments
Programmable TX/RX and
Auto-RTR Buffers
Programming Time Segments340
Propagation Segment
Sample Point
Shortening a Bit Period
Synchronization339
Hard339
Resynchronization
Rules
Synchronization Segment
Time Quanta
Electrical Characteristics
Enhanced Capture/Compare/PWM
Enhanced Capture/Compare/PWM (ECCP)175
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM 175 Outputs 176 Enhanced PWM Mode. 176
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM 175 (ECCP) 175 Outputs 176 Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. 176 See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) 229 Errata 7
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. 176 See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) 229 Errata 7 Error Recognition Mode 328
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. 176 See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) 229 Errata 7
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. 176 See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) 229 Errata 7 Error Recognition Mode 328
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) 229 Errata 7 Error Recognition Mode 328 Evaluation and Programming Tools 411
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. 176 See PWM (ECCP Module). 176 Enhanced Universal Synchronous 176 Asynchronous Receiver 177 Transmitter (USART) 229 Errata 7 Error Recognition Mode 328 Evaluation and Programming Tools 411 Example SPI Mode Requirements
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. 176 See PWM (ECCP Module). 176 Enhanced Universal Synchronous 176 Asynchronous Receiver 177 Transmitter (USART) 229 Errata 7 Error Recognition Mode 328 Evaluation and Programming Tools 411 Example SPI Mode Requirements 437 Example SPI Mode Requirements 437 Example SPI Mode Requirements 176 Example SPI Mode Requirements <t< td=""></t<>
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM 175 (ECCP) 176 Outputs 176 Enhanced PWM Mode. 176 See PWM (ECCP Module). 176 Enhanced Universal Synchronous 176 Asynchronous Receiver 177 Transmitter (USART) 229 Errata 7 Error Recognition Mode 328 Evaluation and Programming Tools 411 Example SPI Mode Requirements 437 Example SPI Mode Requirements (Master Mode, CKE = 1) 438 Example SPI Mode Requirements 438 Example SPI Mode Requirements 438
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP) 175 Outputs 176 Enhanced PWM Mode. See PWM (ECCP Module). Enhanced Universal Synchronous Asynchronous Receiver Transmitter (USART) 229 Errata 7 Error Recognition Mode 328 Evaluation and Programming Tools 411 Example SPI Mode Requirements (Master Mode, CKE = 0) 437 Example SPI Mode Requirements (Master Mode, CKE = 1) 438 Example SPI Mode Requirements (Slave Mode, CKE = 0) 439 Example SPI Slave Mode Requirements (CKE = 1) 440 External Clock Timing 428 External Memory Interface 93 16-bit Byte Select Mode 98 16-bit Byte Write Mode 96 16-bit Mode 96 16-bit Mode Timing 99 16-bit Word Write Mode 97
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)
Enhanced Capture/Compare/PWM (ECCP)

TXBIE (Transmit Buffers	
Interrupt Enable)	322
TXBnCON (Transmit Buffer n	
Control)	285
TXBnDLC (Transmit Buffer n	_00
Data Length Code)2	200
	200
TXBnDm (Transmit Buffer n	
Data Field Byte m)2	287
TXBnEIDH (Transmit Buffer n	
Extended Identifier, High Byte)	286
TXBnEIDL (Transmit Buffer n	
Extended Identifier, Low Byte)	287
TXBnSIDH (Transmit Buffer n	201
	200
Standard Identifier, High Byte)	286
TXBnSIDL (Transmit Buffer n	
Standard Identifier, Low Byte)2	
TXERRCNT (Transmit Error Count)	288
TXSTA (Transmit Status and	
Control)2	230
WDTCON (Watchdog Timer	
Control)	255
RESET	
Reset	345
Reset, Watchdog Timer, Oscillator	
Start-up Timer, Power-up Timer and	
Brown-out Reset Requirements	433
RETFIE	
RETLW	
RETURN	397
Return Address Stack	
and Associated Registers	. 55
Stack Pointer (STKPTR)	. 54
Top-of-Stack Access	. 54
Top-of-Stack Access	. 54 469
Top-of-Stack Access	. 54 469 397
Top-of-Stack Access	. 54 469 397 398
Top-of-Stack Access	. 54 469 397 398 398
Top-of-Stack Access	. 54 469 397 398 398
Top-of-Stack Access Revision History 4 RLCF 5 RLNCF 5 RRCF 6 RRNCF 6	. 54 469 397 398 398
Top-of-Stack Access	. 54 469 397 398 398
Top-of-Stack Access Revision History 4 RLCF 5 RLNCF 5 RRCF 6 RRNCF 6	. 54 469 397 398 398 399
Top-of-Stack Access	. 54 469 397 398 398 399
Top-of-Stack Access	. 54 469 397 398 398 399 189
Top-of-Stack Access	. 54 469 397 398 398 399 189 189
Top-of-Stack Access	. 54 469 397 398 398 399 189 189
Top-of-Stack Access Revision History RLCF RLNCF RRCF RRCF S SCK SDI SDO Serial Clock, SCK Serial Data In, SDI	. 54 469 397 398 398 399 189 189 189
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 399
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 399
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 399 400
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 399 400
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 189 400 357
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 189 400 357
Top-of-Stack Access Revision History RLCF	. 54 469 397 398 398 399 189 189 189 189 400 357 408
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 400 357 408
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 400 357 408
Top-of-Stack Access Revision History RLCF RLCF RRNCF S SCK SDI SDO Serial Clock, SCK Serial Data In, SDO Serial Peripheral Interface. See SPI SETF Slave Select, SS SLEEP Sleep	. 54 469 397 398 398 399 189 189 189 189 400 357 408
Top-of-Stack Access Revision History RLCF RLCF RRNCF S SCK SDI SDO Serial Clock, SCK Serial Data Out, SDO Serial Peripheral Interface. See SPI. SETF Slave Select, SS SLEEP Sleep Software Simulator (MPLAB SIM) Special Event Trigger. See Compare. Special Features of the CPU	. 54 469 397 398 398 399 189 189 189 189 400 357 408
Top-of-Stack Access	. 54 469 397 398 398 399 189 189 189 189 400 357 408 408
Top-of-Stack Access Revision History RLCF RLCF RRNCF S SCK SDI SDO Serial Clock, SCK Serial Data Out, SDO Serial Peripheral Interface. See SPI. SETF Slave Select, SS SLEEP Sleep Software Simulator (MPLAB SIM) Special Event Trigger. See Compare. Special Features of the CPU	. 54 469 397 398 398 399 189 189 189 189 400 357 408 408 345 3,59

SPI	
Serial Clock	189
Serial Data In	189
Serial Data Out	
Slave Select	
SPI Mode	
SPI Master/Slave Connection	193
SPI Mode	
Master/Slave Connection	
SS	189
SSP TABLE OF THE STATE OF THE S	
TMR2 Output for Clock Shift	
SSPOV Status Flag SSPSTAT Register	218
R/W Bit	201
Status Bits	20.
Significance and Initialization	
Condition for RCON Register	35
SUBFWP	
SUBLW	
SUBWF	
SUBWFB	
SWAPF	
_	
Т	
Table Pointer Operations	
(table)	
TBLRD	
TBLWT	404
Time-out in Various	
Situations	
Time-out Sequence	
Timer0	15
Writes	15-
Associated Registers	
Clock Source Edge Select	131
(TOSE Bit)	157
Clock Source Select	
(TOCS Bit)	157
Operation	
Overflow Interrupt	
Prescaler	157
Switching Assignment	157
Prescaler. See Prescaler, Timer0.	
Timer0 and Timer1 External Clock	
Requirements	
Timer1	
16-bit Read/Write Mode	
Associated Registers	
Operation	
Oscillator	161
Overflow Interrupt	16
Special Event Trigger (CCP)161,	17
TMR1H Register	
TMR1H Register	
TIVITE I LEGISTEI	100