

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

201010	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	40MHz
Connectivity	CANbus, EBI/EMI, I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number of I/O	68
Program Memory Size	64KB (32K x 16)
Program Memory Type	FLASH
EEPROM Size	1K x 8
RAM Size	3.25K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 5.5V
Data Converters	A/D 16x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	80-TQFP
Supplier Device Package	80-TQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic18lf8680t-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

		Pin Number				
Pin Name	PIC18	F6X8X	PIC18F8X8X	Pin Type	Buffer Type	Description
	TQFP	PLCC	TQFP	Type	Type	
						PORTD is a bidirectional I/O port. These
						pins have TTL input buffers when externa memory is enabled.
RD0/PSP0/AD0	58	3	72			
RD0				I/O	ST	Digital I/O.
PSP0 <sup>(6)</sup>				I/O	TTL	Parallel Slave Port data.
AD0 <sup>(3)</sup>				I/O	TTL	External memory address/data 0.
RD1/PSP1/AD1	55	67	69			
RD1				I/O	ST	Digital I/O.
PSP1 <sup>(6)</sup>				I/O	TTL	Parallel Slave Port data.
AD1 <sup>(3)</sup>				I/O	TTL	External memory address/data 1.
RD2/PSP2/AD2	54	66	68			
RD2				I/O	ST	Digital I/O.
PSP2 <sup>(6)</sup>				I/O	TTL	Parallel Slave Port data.
AD2 <sup>(3)</sup>				I/O	TTL	External memory address/data 2.
RD3/PSP3/AD3	53	65	67			
RD3				I/O	ST	Digital I/O.
PSP3 <sup>(6)</sup>				I/O	TTL	Parallel Slave Port data.
AD3 <sup>(3)</sup>				I/O	TTL	External memory address/data 3.
RD4/PSP4/AD4	52	64	66		-	
RD4				I/O	ST	Digital I/O.
PSP4 <sup>(6)</sup> AD4 <sup>(3)</sup>				I/O	TTL	Parallel Slave Port data.
				I/O	TTL	External memory address/data 4.
RD5/PSP5/AD5	51	63	65			
RD5				I/O	ST	Digital I/O.
PSP5 <sup>(6)</sup> AD5 <sup>(3)</sup>				I/O		Parallel Slave Port data.
				I/O	TTL	External memory address/data 5.
RD6/PSP6/AD6	50	62	64			
RD6				I/O	ST	Digital I/O.
PSP6 <sup>(6)</sup> AD6 <sup>(3)</sup>				I/O	TTL	Parallel Slave Port data.
				I/O	TTL	External memory address/data 6.
RD7/PSP7/AD7	49	61	63			
RD7				I/O	ST	Digital I/O.
PSP7 <sup>(6)</sup> AD7 <sup>(3)</sup>				I/O		Parallel Slave Port data.
				I/O	TTL	External memory address/data 7.
	L compatik					<ul> <li>CMOS compatible input or output</li> </ul>
						= Analog input
I = Inj					0	= Output
P = Pc	ower	0050			OD	= Open-Drain (no P diode to VDD)

### TABLE 1-2: PIC18F6585/8585/6680/8680 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 in all operating modes except Microcontroller - applies to PIC18F8X8X only.

**2:** Default assignment when CCP2MX is set.

3: External memory interface functions are only available on PIC18F8X8X devices.

4: CCP2 is multiplexed with this pin by default when configured in Microcontroller mode; otherwise, it is multiplexed with either RB3 or RC1.

5: PORTH and PORTJ are only available on PIC18F8X8X (80-pin) devices.

6: PSP is available in Microcontroller mode only.

7: On PIC18F8X8X devices, these pins can be multiplexed with RH7/RH6 by changing the ECCPMX configuration bit.

NOTES:

Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	-1-1 1111	-1-1 1111	-u-u uuuu	
PIC18F6X8X	PIC18F8X8X	-0-0 0000	-0-0 0000	-u-u uuuu <b>(1)</b>	
PIC18F6X8X	PIC18F8X8X	-0-0 0000	-0-0 0000	-u-u uuuu	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>	
PIC18F6X8X	PIC18F8X8X	0000 0000	0000 0000	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0-0000	0-0000	u-uuuu	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	1 1111	1 1111	u uuuu	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	0000 -111	0000 -111	uuuu -uuu	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	1111 1111	1111 1111	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	-111 1111 <b>(5)</b>	-111 1111 <b>(5)</b>	-uuu uuuu <b>(5)</b>	
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	x xxxx	u uuuu	u uuuu	
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	XXXX XXXX	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PIC18F6X8X	PIC18F8X8X	- xxx xxxx(5)	-uuu uuuu <b>(5)</b>	-uuu uuuu <sup>(5)</sup>	
	PIC18F6X8X           PI	PIC18F6X8X         PIC18F8X8X           PIC18F6X8X         PIC18F6X8X           PIC18F6X8X         PIC18F6X8X           PIC18F6X8X         PIC18F6X8X           PIC18F6X8X         PIC18F8X8X           PIC18F6X8X         PIC18F8X8X <t< td=""><td>Applicable Devices         Brown-out Reset           PIC18F6X8X         PIC18F8X8X         1111         1111           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         -1-1         1111           PIC18F6X8X         PIC18F8X8X         -0-0         0000           PIC18F6X8X         PIC18F8X8X         -0-0         0000           PIC18F6X8X         PIC18F8X8X         -0-0         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         1111         1111           PIC18F6X8X         PIC</td><td>Applicable Devices         Power-on Reset, Brown-out Reset         WDT Reset RESET Instruction Stack Resets           PIC18F6X8X         PIC18F8X8X         1111         1111         1111         1111           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         -1-1         1111         -1-1         1111           PIC18F6X8X         PIC18F8X8X         -0-0         0000         -0-0         0000           PIC18F6X8X         PIC18F8X8X         -0-0         0000         -0-0         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111</td></t<>	Applicable Devices         Brown-out Reset           PIC18F6X8X         PIC18F8X8X         1111         1111           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         -1-1         1111           PIC18F6X8X         PIC18F8X8X         -0-0         0000           PIC18F6X8X         PIC18F8X8X         -0-0         0000           PIC18F6X8X         PIC18F8X8X         -0-0         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000           PIC18F6X8X         PIC18F8X8X         1111         1111           PIC18F6X8X         PIC	Applicable Devices         Power-on Reset, Brown-out Reset         WDT Reset RESET Instruction Stack Resets           PIC18F6X8X         PIC18F8X8X         1111         1111         1111         1111           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         -1-1         1111         -1-1         1111           PIC18F6X8X         PIC18F8X8X         -0-0         0000         -0-0         0000           PIC18F6X8X         PIC18F8X8X         -0-0         0000         -0-0         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         0000         0000         0000         0000         0000           PIC18F6X8X         PIC18F8X8X         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111         1111	

### TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

 $\label{eq:legend: u = unchanged, x = unknown, - = unimplemented bit, read as `0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.$ 

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

- **2:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
- 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for Reset value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they read '0'.
- 7: This register reads all '0's until ECAN is set up in Mode 1 or Mode 2.

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 <sup>(3)</sup>	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 <sup>(3)</sup>	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 <sup>(3)</sup>	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 <sup>(3)</sup>	FBCh	CCPR2H	F9Ch	MEMCON <sup>(2)</sup>
FFBh	PCLATU	FDBh	PLUSW2 <sup>(3)</sup>	FBBh	CCPR2L	F9Bh	(1)
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ <sup>(2)</sup>
FF9h	PCL	FD9h	FSR2L	FB9h	(1)	F99h	TRISH <sup>(2)</sup>
FF8h	TBLPTRU	FD8h	STATUS	FB8h	(1)	F98h	TRISG
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	(1)	F97h	TRISF
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS	F96h	TRISE
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD
FF4h	PRODH	FD4h	(1)	FB4h	CMCON	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ <sup>(2)</sup>
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH <sup>(2)</sup>
FEFh	INDF0 <sup>(3)</sup>	FCFh	TMR1H	FAFh	SPBRG	F8Fh	LATG
FEEh	POSTINC0 <sup>(3)</sup>	FCEh	TMR1L	FAEh	RCREG	F8Eh	LATF
FEDh	POSTDEC0 <sup>(3)</sup>	FCDh	T1CON	FADh	TXREG	F8Dh	LATE
FECh	PREINC0 <sup>(3)</sup>	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD
FEBh	PLUSW0 <sup>(3)</sup>	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	EEADRH	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	PORTJ <sup>(2)</sup>
FE7h	INDF1 <sup>(3)</sup>	FC7h	SSPSTAT	FA7h	EECON2	F87h	PORTH <sup>(2)</sup>
FE6h	POSTINC1 <sup>(3)</sup>	FC6h	SSPCON1	FA6h	EECON1	F86h	PORTG
FE5h	POSTDEC1 <sup>(3)</sup>	FC5h	SSPCON2	FA5h	IPR3	F85h	PORTF
FE4h	PREINC1 <sup>(3)</sup>	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE
FE3h	PLUSW1 <sup>(3)</sup>	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA

### TABLE 4-2: SPECIAL FUNCTION REGISTER MAP

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F6X8X devices.

3: This is not a physical register.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page
TOSU	_	—		Top-of-Stack		0 0000	36, 54			
TOSH	Top-of-Stack High Byte (TOS<15:8>)									36, 54
TOSL	Top-of-Stack Low Byte (TOS<7:0>)									36, 54
STKPTR	STKFUL	STKUNF	_	Return Stack	Pointer				00-0 0000	36, 55
PCLATU	_	—	bit 21	Holding Reg	ister for PC<20	):16>			00 0000	36, 56
PCLATH	Holding Regis	ster for PC<15:8	3>						0000 0000	36, 56
PCL	PC Low Byte	(PC<7:0>)							0000 0000	36, 56
TBLPTRU	_	—	bit 21 <sup>(2)</sup>	Program Me	mory Table Po	inter Upper Byte	e (TBLPTR<2	0:16>)	00 0000	36, 86
TBLPTRH	Program Men	nory Table Poin	ter High Byte (	TBLPTR<15:	8>)				0000 0000	36, 86
TBLPTRL	Program Men	nory Table Poin	ter Low Byte (	TBLPTR<7:0>	»)				0000 0000	36, 86
TABLAT	Program Men	nory Table Latc	h						0000 0000	36, 86
PRODH	Product Regis	ster High Byte							XXXX XXXX	36, 107
PRODL	Product Regis	ster Low Byte							xxxx xxxx	36, 107
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	36, 111
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	36, 112
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	36, 113
INDF0	Uses contents of FSR0 to address data memory – value of FSR0 not changed (not a physical register)									79
POSTINC0	Uses contents of FSR0 to address data memory – value of FSR0 post-incremented (not a physical register)								n/a	79
POSTDEC0	Uses contents of FSR0 to address data memory – value of FSR0 post-decremented (not a physical register) n/a								79	
PREINC0	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)							gister)	n/a	79
PLUSW0	Uses contents of FSR0 to address data memory – value of FSR0 pre-incremented n/a (not a physical register) – value of FSR0 offset by value in WREG								79	
FSR0H	_	—	—	_	Indirect Data	Memory Addres	s Pointer 0 H	igh Byte	0000	36, 79
FSR0L	Indirect Data	Memory Addres	ss Pointer 0 Lo	w Byte					XXXX XXXX	36, 79
WREG	Working Regi	ster							XXXX XXXX	36
INDF1	Uses contents	s of FSR1 to ad	dress data me	mory – value	of FSR1 not ch	nanged (not a pł	nysical regist	er)	n/a	79
POSTINC1	Uses contents	s of FSR1 to ad	dress data me	mory – value	of FSR1 post-i	incremented (no	t a physical r	egister)	n/a	79
POSTDEC1	Uses contents	s of FSR1 to ad	dress data me	mory – value	of FSR1 post-	decremented (no	ot a physical	register)	n/a	79
PREINC1	Uses contents	s of FSR1 to ad	dress data me	mory – value	of FSR1 pre-ir	cremented (not	a physical re	gister)	n/a	79
PLUSW1		s of FSR1 to ad al register) – val				cremented			n/a	79
FSR1H	_	—	—	_	Indirect Data	Memory Addres	s Pointer 1 H	igh Byte	0000	37, 79
FSR1L	Indirect Data	Memory Addres	ss Pointer 1 Lo	w Byte	1				XXXX XXXX	37, 79
BSR	_	_	—	_	Bank Select F	Register			0000	37, 78
INDF2	Uses contents	s of FSR2 to ad	dress data me	mory – value	of FSR2 not ch	nanged (not a pl	nysical regist	ər)	n/a	79
POSTINC2	Uses contents	s of FSR2 to ad	dress data me	mory - value	of FSR2 post-i	incremented (no	t a physical r	egister)	n/a	79
POSTDEC2						decremented (no			n/a	79
PREINC2						cremented (not			n/a	79
PLUSW2	Uses contents	s of FSR2 to ad al register) – val	dress data me	mory - value	of FSR2 pre-ir			- /	n/a	79
FSR2H	_	_	_	_	1	Memory Addres	s Pointer 2 H	igh Byte	0000	37, 79

#### TABLE 4-3: REGISTER FILE SUMMARY

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read 'o' in all other oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers are unused on PIC18F6X80 devices; always maintain these clear.

4: These bits have multiple functions depending on the CAN module mode selection.

5: Meaning of this register depends on whether this buffer is configured as transmit or receive.

6: RG5 is available as an input when MCLR is disabled.

7: This register reads all '0's until the ECAN module is set up in Mode 1 or Mode 2.

# 12.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 200 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 12-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

#### TABLE 12-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	Freq	C1	C2					
LP	32 kHz	TBD <sup>(1)</sup>	TBD <sup>(1)</sup>					
Crystal to be Tested:								
32.768 kHz Epson C-001R32.768K-A ± 20 PPM								
2:	<ul> <li>Note 1: Microchip suggests 33 pF as a starting point in validating the oscillator circuit.</li> <li>2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.</li> </ul>							
<ol> <li>Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external</li> </ol>								

4: Capacitor values are for design guidance only.

## 12.3 Timer1 Interrupt

components.

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to 0FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

# 12.4 Resetting Timer1 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The special event triggers from the CCP1							
	module	will	not	set	interrupt	flag	bit	
	TMR1IF (PIR1<0>).							

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L register pair effectively becomes the period register for Timer1.

## 12.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 12-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, is valid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 0000	0000 0000
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0111 1111	0111 1111
TMR1L	Holding Reg	gister for the	Least Signi	ficant Byte o	of the 16-bit	FMR1 Regi	ster		xxxx xxxx	uuuu uuuu
TMR1H	H Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx xxxx	uuuu uuuu
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
Legend:	x = unkno	wn, u = unch	anged, - =	unimplemer	nted, read as	'0'. Shade	d cells are	not used by	the Timer1 m	iodule.

TABLE 12-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

© 2003-2013 Microchip Technology Inc.

## 17.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- · Slave Select mode (Slave mode only)

The MSSP consists of a Transmit/Receive Shift register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the Buffer Full detect bit, BF (SSPSTAT<0>) and the interrupt flag bit, SSPIF, are set. This double-buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored and the Write Collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer Full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 17-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP Status register (SSPSTAT) indicates the various status conditions.

#### EXAMPLE 17-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BTFSS	SSPSTAT, BF	;Has data been received(transmit complete)?
	BRA	LOOP	;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	1111 1111
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
TXREG	USART Tran	smit Register							0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	0000 0010
BAUDCON	_	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	-1-1 0-00	-1-1 0-00
SPBRGH	H Baud Rate Generator Register, High Byte								0000 0000	0000 0000
SPBRG	Baud Rate Generator Register, Low Byte								0000 0000	0000 0000
3F BKG		,	, ·						0000 0000	

#### TABLE 18-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

### 18.2.5 BREAK CHARACTER SEQUENCE

The enhanced USART module has the capability of sending the special break character sequences that are required by the LIN bus standard. The break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame break character is sent whenever the SENDB and TXEN bits (TXSTA<3> and TXSTA<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREG will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the break character (typically, the sync character in the LIN specification).

Note that the data value written to the TXREG for the break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 18-9 for the timing of the break character sequence.

#### 18.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a break, followed by an auto-baud sync byte. This sequence is typical of a LIN bus master.

- 1. Configure the USART for the desired mode.
- 2. Set the TXEN and SENDB bits to set up the break character.
- 3. Load the TXREG with a dummy character to initiate transmission (the value is ignored).
- 4. Write '55h' to TXREG to load the sync character into the transmit FIFO buffer.
- 5. After the break has been sent, the SENDB bit is reset by hardware. The sync character now transmits in the preconfigured mode.

When the TXREG becomes empty, as indicated by the TXIF, the next data byte can be written to TXREG.


#### 18.2.6 RECEIVING A BREAK CHARACTER

The enhanced USART module can receive a break character in two ways.

The first method forces the configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in Section 18.2.4 "Auto-Wake-up on Sync Break Character". By enabling this feature, the USART will sample the next two transitions on RX/DT, cause an RCIF interrupt, and receive the next data byte followed by another interrupt.

Note that following a break character, the user will typically want to enable the auto-baud rate detect feature. For both methods, the user can set the ABD bit once the TXIF interrupt is observed.



#### FIGURE 18-9: SEND BREAK CHARACTER SEQUENCE

# 23.2.3.1 Programmable TX/RX and Auto RTR Buffers

The ECAN module contains 6 message buffers that can be programmed as transmit or receive buffers. Any of these buffers can also be programmed to automatically handle RTR messages.

**Note:** These registers are not used in Mode 0.

# REGISTER 23-22: BnCON: TX/RX BUFFER n CONTROL REGISTERS IN RECEIVE MODE $[0 \le n \le 5, TXnEN (BSEL0<n>) = 0]^{(1)}$

	L• = ··· = •,			- •1						
	R/C-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0		
	RXFUL	RXM1	RTRRO	FILHIT4	FILHIT3	FILHIT2	FILHIT1	FILHIT0		
	bit 7	<u></u>	L	I		1	L	bit 0		
bit 7	<b>RXFUL:</b> R	eceive Full \$	Status bit <sup>(1)</sup>							
		<ul> <li>1 = Receive buffer contains a received message</li> <li>0 = Receive buffer is open to receive a new message</li> </ul>								
	Note:	<b>Note:</b> This bit is set by the CAN module upon receiving a message and must be cleared by software after the buffer is read. As long as RXFUL is set, no new message will be loaded and buffer will be considered full.								
bit 6	RXM1: Re	RXM1: Receive Buffer Mode bit								
	<ul> <li>1 = Receive all valid messages including partial and invalid (acceptance filters are ignored)</li> <li>0 = Receive all valid messages as per acceptance filters</li> </ul>									
bit 5	RTRRO: R	ead-Only R	emote Trans	mission Red	quest bit for	Received M	lessage			
		•	e is a remote e is not a ren		•	st				
bit 4-0	FILHIT4:F	ILHITO: Filte	er Hit bits							
	These bits	indicate wh	ich acceptan	ce filter ena	bled the last	t message re	eception into	this buffer.		
		These bits indicate which acceptance filter enabled the last message reception into this buffer. 01111 = Acceptance Filter 15 (RXF15) 01110 = Acceptance Filter 14 (RXF14)								
	 00001 = Acceptance Filter 1 (RXF1) 00000 = Acceptance Filter 0 (RXF0)									
	Note 1:	These regi	sters are ava	ailable in Mo	de 1 and 2	only.				
	Legend:	U :	= Unimpleme	ented bit, rea	ad as '0'	- n = Value	e at POR			
	C Cleare	hla hit D	Deedeble	-:+ \A/ \A/	itabla bit	v Ditiou	nknown			

Legend:	U = Unimplemente	ed bit, read as '0'	- n = Value at POR
C = Clearable bit	R = Readable bit	W = Writable bit	x = Bit is unknown
'1' = Bit is set	'0' = Bit is cleared		

- n = Value at POR

	[0 ≤ n ≤ 5,	TXnEN (B	SEL0 <n>)</n>	= 1] <sup>(1)</sup>				
	R/W-0	R-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	TXBIF	TXABT	TXLARB	TXERR	TXREQ	RTREN	TXPRI1	TXPRI0
	bit 7							bit
oit 7	TXBIF: Tra	ansmit Buffei	Interrupt Fl	ag bit <sup>(1)</sup>				
		sage is succ ssage was ti		smitted				
bit 6	TXABT: Tr	ansmission	Aborted Stat	tus bit <sup>(1)</sup>				
		ge was abor ge was not a						
bit 5	TXLARB:	Transmissio	n Lost Arbitr	ation Status	bit <sup>(2)</sup>			
		ge lost arbitr ge did not lo			g sent			
bit 4	TXERR: T	ransmission	Error Detec	ted Status b	it(2)			
		error occurre error did not		0	•			
bit 3	TXREQ: T	ransmit Req	uest Status	bit <sup>(3)</sup>				
	•	sts sending a atically clear	•				KERR bits	
	Note:	Clearing thi	s bit in softw	vare while th	ne bit is set v	will request	a message a	abort.
bit 2	RTREN: A	utomatic Re	mote Transr	mission Req	uest Enable	bit		
		a remote tra a remote tra		•				set
bit 1-0	TXPRI1:T)	(PRI0: Trans	smit Priority	bits <sup>(4)</sup>				
		ty Level 3 (h	ighest priori	ty)				
	10 = Priori 01 = Priori							
		ty Level 0 (lo	west priorit	<b>v</b> )				
	Note 1:	These regis	sters are ava	ailable in Mo	de 1 and 2	only.		
	2:	This bit is a	utomatically	cleared wh	en TXREQ	is set.		
	3:	While TXRI read-only.	EQ is set or	transmissio	n is in progre	ess, transmit	t buffer regis	ters remair
	4:	These bits alter the CA	set the orde		e transmit bu	uffer will be t	ransferred.	They do no
			U U					
	Legend:							

'1' = Bit is set

# REGISTER 23-23: BnCON: TX/RX BUFFER n CONTROL REGISTERS IN TRANSMIT MODE

x = Bit is unknown

'0' = Bit is cleared

#### WAKE-UP FROM SLEEP THROUGH INTERRUPT<sup>(1,2)</sup> FIGURE 24-2:

, Q1   Q2   Q3   Q4   Q1   Q2   Q	23 Q4 Q1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
СLКО <sup>(4)</sup>	Tost(2)		<u>\</u> /	\/	
INT pin			1	I I	
INTF Flag (INTCON<1>)	<b>`</b>		Interrupt Latency	(3)	
GIEH bit (INTCON<7>)	Processor in Sleep		· · ·	1 I I I I I I I I	1 
INSTRUCTION FLOW			1 1	i i	1
PC <u>X PC X PC+2</u>	2 X PC+4	PC+4	X PC + 4	( <u>0008h</u> )	000Ah
Instruction { Inst(PC) = Sleep Inst(PC	+ 2)	Inst(PC + 4)	1 1 1	Inst(0008h)	Inst(000Ah)
Instruction Inst(PC - 1) Sleep		Inst(PC + 2)	Dummy Cycle	Dummy Cycle	Inst(0008h)

Note 1: XT, HS or LP Oscillator mode assumed.

GIE = 1 assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = 0, execution will continue in-line.
 TOST = 1024 TOSC (drawing not to scale). This delay will not occur for RC and EC Oscillator modes.
 CLKO is not available in these oscillator modes but shown here for timing reference.

BNC		Branch if	Not Carry		BNN	ı	Branch if	Not Negativ	ve
Syntax	x:	[label] B	NC n		Synt	ax:	[label] B	NN n	
Opera		-128 ≤ n ≤			,	rands:	-128 ≤ n ≤		
Operat		if carry bit (PC) + 2 +	<b>is</b> '0'		•	ration:	if negative (PC) + 2 +	bit is '0'	
Status	Affected:	None			Stat	us Affected:	None		
Encodi	ling:	1110	0011 nn	nn nnnn	Ence	oding:	1110	0111 nn	nn nnnn
Descri	iption:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sinc mented to fe	umber '2n' is the PC will etch the next ldress will be ction is then	Des	cription:	program w The 2's co added to t have incre instruction PC+2+2n.	he PC. Since mented to fe , the new ac	umber '2n' is the PC will etch the next ldress will be ction is then
Words	5:	1			Wor	ds:	1		
Cycles	S:	1(2)			Cycl	es:	1(2)		
Q Cyc If Jum	cle Activity	:				cycle Activity	:		
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
	No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
If No 、	Jump:				lf N	o Jump:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
Examp	ole:	HERE	BNC Jump		Exa	<u>mple</u> :	HERE	BNN Jump	,
Be	efore Instru	uction				Before Instr	uction		
	PC		(HERE)			PC		ress (HERE)	
Af	fter Instruc If Carry PC If Carry PC	= 0; = address = 1;	; (Jump) ; (HERE+2)			After Instruc If Negati PC If Negati PC	ve = 0; = add ve = 1;	ress (Jump) ress (HERE+	2)

### 26.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PIC devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

### 26.15 PICDEM 1 PIC MCU Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

## 26.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

# 26.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessarv hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

# 26.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

# 26.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.






TABLE 27-15:	EXAMPLE SPI MODE REQUIREMENTS	(MASTER MODE, C	<b>KE</b> = 0)

Param. No.	Symbol	Characteristi	c	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS} \downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ Input	t	Тсү	-	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 TCY + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input	to SCK Edge	100		ns	
73A	Тв2в	Last Clock Edge of Byte 1 to th of Byte 2	ne 1st Clock Edge	1.5 Tcy + 40		ns	(Note 2)
74	TSCH2DIL, TSCL2DIL	Hold Time of SDI Data Input to	SCK Edge	100		ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXX8X	_	25	ns	
			PIC18LFXX8X	_	45	ns	
76	TDOF	SDO Data Output Fall Time		_	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXX8X	_	25	ns	
		(Master mode)	PIC18LFXX8X	_	45	ns	
79	TSCF	SCK Output Fall Time (Master	mode)	_	25	ns	
80	TSCH2DOV,	SDO Data Output Valid after	PIC18FXX8X	_	50	ns	
	TSCL2DOV	SCK Edge	PIC18LFXX8X	_	100	ns	

Note 1: Requires the use of Parameter #73A.

2: Only if Parameter #71A and #72A are used.







PORTD in I/O Port Mode133
PORTD in System Bus Mode134
PORTE in I/O Mode 137
PORTE in System Bus Mode137
PORTF
RF1/AN6/C2OUT and
RF2/AN7/C1OUT Pins
RF6:RF3 and RF0 Pins140
RF7 Pin140
PORTG
RG0/CANTX1 Pin142
RG1/CANTX2 Pin143
RG2/CANRX Pin143
RG3 Pin143
RG4/P1D Pin144
RG5/MCLR/VPP Pin
PORTH
RH3:RH0 Pins in I/O Mode146
RH3:RH0 Pins in
System Bus Mode147
RH7:RH4 Pins in I/O Mode
PORTJ
RJ4:RJ0 Pins in
System Bus Mode150
RJ7:RJ6 Pins in
System Bus Mode
PORTJ in I/O Mode
PWM (CCP Module)173
Reads from Flash Program
Memory
Single Comparator
Table Read Operation83
Table Write Operation84
Table Write Operation84 Table Writes to Flash Program
Table Write Operation
Table Write Operation84 Table Writes to Flash Program
Table Write Operation
Table Write Operation       84         Table Writes to Flash Program       89         Memory       89         Timer0 in 16-bit Mode       156
Table Write Operation       84         Table Writes to Flash Program       89         Memory       156         Timer0 in 16-bit Mode       156         Timer0 in 8-bit Mode       156         Timer1       160         Timer1 (16-bit Read/Write Mode)       160
Table Write Operation       84         Table Writes to Flash Program       89         Memory       89         Timer0 in 16-bit Mode       156         Timer0 in 8-bit Mode       156         Timer1       160
Table Write Operation84Table Writes to Flash Program89Memory89Timer0 in 16-bit Mode156Timer0 in 8-bit Mode156Timer1160Timer1 (16-bit Read/Write Mode)160Timer2163Timer3165
Table Write Operation84Table Writes to Flash Program89Memory89Timer0 in 16-bit Mode156Timer0 in 8-bit Mode156Timer1160Timer1160Timer1 (16-bit Read/Write Mode)160Timer2163
Table Write Operation84Table Writes to Flash Program89Memory89Timer0 in 16-bit Mode156Timer0 in 8-bit Mode156Timer1160Timer1 (16-bit Read/Write Mode)160Timer2163Timer3165
Table Write Operation         84           Table Writes to Flash Program         89           Memory         156           Timer0 in 16-bit Mode         156           Timer1         160           Timer1 (16-bit Read/Write Mode)         160           Timer3         165           Timer3         165           Timer3 in 16-bit Read/Write Mode         165
Table Write Operation       84         Table Writes to Flash Program       89         Memory       89         Timer0 in 16-bit Mode       156         Timer0 in 8-bit Mode       156         Timer1       160         Timer1 (16-bit Read/Write Mode)       160         Timer3       165         Timer3 in 16-bit Read/Write Mode       165         USART Receive       240         USART Transmit       238         Voltage Reference       240
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238
Table Write Operation       84         Table Writes to Flash Program       89         Memory       89         Timer0 in 16-bit Mode       156         Timer0 in 8-bit Mode       156         Timer1       160         Timer1 (16-bit Read/Write Mode)       160         Timer3       165         Timer3 in 16-bit Read/Write Mode       165         USART Receive       240         USART Transmit       238         Voltage Reference       240
Table Write Operation       84         Table Writes to Flash Program       89         Memory       89         Timer0 in 16-bit Mode       156         Timer0 in 8-bit Mode       156         Timer1       160         Timer1 (16-bit Read/Write Mode)       160         Timer3       165         Timer3 in 16-bit Read/Write Mode       165         USART Receive       240         USART Transmit       238         Voltage Reference       0utput Buffer (example)         Output Buffer (example)       267
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer3         165           Timer3 in 16-bit Read/Write Mode)         165           USART Receive         240           USART Receive         240           USART Receive         267           Output Buffer (example)         267           Watchdog Timer         356
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         Output Buffer (example)         267           Watchdog Timer         356           BN         374
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3 in 16-bit Read/Write Mode         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         267           Watchdog Timer         356           BNC         374
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3 in 16-bit Read/Write Mode         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         376           BNC         375
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer3         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         376           BNN         375           BNN         376
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNOV         376           BNZ         376           BNZ         376           BNZ         376           BNC.         376           BNZ         376
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer3         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         267           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNOV         376
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNV         376           BOR         376           BOR. See Brown-out Reset.         80V           BOR         379           BRA         377
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer3         165           Timer3 in 16-bit Read/Write Mode)         165           USART Receive         240           USART Receive         240           USART Receive         240           USART Receive         240           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNV         376           BNZ         376           BNZ         376           BNZ         376           BRA         377           Break Character (12-bit)         377
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNV         376           BOR         376           BOR. See Brown-out Reset.         80V           BOR         379           BRA         377
Table Write Operation       84         Table Writes to Flash Program       89         Memory       89         Timer0 in 16-bit Mode       156         Timer0 in 8-bit Mode       156         Timer1       160         Timer2       163         Timer3 in 16-bit Read/Write Mode)       165         USART Receive       240         USART Transmit       238         Voltage Reference       0utput Buffer (example)         Output Buffer (example)       267         Watchdog Timer       356         BN       374         BNC       375         BNN       375         BNN       376         BOR. See Brown-out Reset.       379         BOX       379         BRA       377         Break Character (12-bit)       377         Transmit and Receive       243         BRG. See Baud Rate Generator.       243
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1         160           Timer2         163           Timer3 in 16-bit Read/Write Mode)         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNV         376           BOZ         379           BRA         377           BRA         377           Break Character (12-bit)         377           Transmit and Receive         243           BRG. See Baud Rate Generator.         374           Brown-out Reset (BOR)         34, 345
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer3 in 16-bit Read/Write Mode)         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNOV         376           BVZ         377           Break Character (12-bit)         377           Transmit and Receive         243           BRG. See Baud Rate Generator.         377           Brown-out Reset (BOR)         34, 345
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer3         165           Timer3 in 16-bit Read/Write Mode)         163           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNV         376           BNZ         376           BNZ         377           Break Character (12-bit)         377           Transmit and Receive         243           BRG. See Baud Rate Generator.         377           Break (BOR)         34, 345           BSF         377           BTFSC         378
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer1 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer2         163           Timer3         165           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0utput Buffer (example)           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNN         375           BNN         376           BOV         376           BOV         379           BRA         377           Break Character (12-bit)         Transmit and Receive           Transmit and Receive         243           BRG. See Baud Rate Generator.         377           BrFSC         378           BTFSS         378
Table Write Operation         84           Table Writes to Flash Program         89           Memory         89           Timer0 in 16-bit Mode         156           Timer0 in 8-bit Mode         156           Timer1 (16-bit Read/Write Mode)         160           Timer3         165           Timer3 in 16-bit Read/Write Mode)         163           Timer3 in 16-bit Read/Write Mode         165           USART Receive         240           USART Transmit         238           Voltage Reference         0           Output Buffer (example)         267           Watchdog Timer         356           BN         374           BNC         375           BNN         375           BNV         376           BNZ         376           BNZ         377           Break Character (12-bit)         377           Transmit and Receive         243           BRG. See Baud Rate Generator.         377           Break (BOR)         34, 345           BSF         377           BTFSC         378

# С

C Compilers
MPLAB C17 408
MPLAB C18 408
MPLAB C30 408
CALL
Capture (CCP Module)
CAN Message Time-Stamp 170
CCP Pin Configuration
CCPRxH:CCPRxL Registers
Software Interrupt
Timer1/Timer3 Mode Selection
Timer1 and Timer3
Associated Registers 172
Capture/Compare/PWM (CCP)
Capture Mode.
See Capture (CCP Module).
CCP Module
CCPRxH Register
CCPRxL Register 169
Compare Mode.
See Compare (CCP Module).
Interaction of CCP1 and
CCP2 Modules 169
PWM Mode.
See PWM (CCP Module).
Timer Resources
Capture/Compare/PWM
Requirements
CLKO and I/O Timing Requirements
Clocking Scheme/Instruction Cycle
CLRF
CLRF
CLRF
CLRF         381           CLRWDT         381           Code Examples         16 x 16 Signed Multiply Routine           108         108
CLRF         381           CLRWDT         381           Code Examples         16 x 16 Signed Multiply Routine           16 x 16 Unsigned Multiply Routine         108           16 x 16 Unsigned Multiply Routine         108
CLRF         381           CLRWDT         381           Code Examples         16 x 16 Signed Multiply Routine           16 x 16 Unsigned Multiply Routine         108           8 x 8 Signed Multiply Routine         107
CLRF         381           CLRWDT         381           Code Examples         16 × 16 Signed Multiply Routine           16 × 16 Unsigned Multiply Routine         108           8 × 8 Signed Multiply Routine         107           8 × 8 Unsigned Multiply Routine         107
CLRF       381         CLRWDT       381         Code Examples       16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       170         Prescalers       170
CLRF       381         CLRVDT       381         Code Examples       16 × 16 Signed Multiply Routine       108         16 × 16 Unsigned Multiply Routine       108         8 × 8 Signed Multiply Routine       107         8 × 8 Unsigned Multiply Routine       107         Changing Between Capture       170         Prescalers       170         Changing to Configuration Mode       281
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       170         Prescalers       170
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       108         8 x 8 Signed Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       103
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       107         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       103
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       107         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       Indirect Addressing         Indirect Addressing       79
CLRF       381         CLRF       381         Code Examples       16 × 16 Signed Multiply Routine       108         16 × 16 Signed Multiply Routine       108         8 × 8 Signed Multiply Routine       107         8 × 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       88         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       10direct Addressing         Indirect Addressing       79         Initializing PORTA       125
CLRF       381         CARE       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Write       103         Erasing a Flash Program       103         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       104         Indirect Addressing       79         Initializing PORTA       125         Initializing PORTB       128
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Refresh Routine       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       79         Initializing PORTA       125         Initializing PORTB       128         Initializing PORTE       131
CLRF       381         Clevent       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       107         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       104         Initializing PORTA       125         Initializing PORTB       128         Initializing PORTC       131         Initializing PORTD       133
CLRF       381         CLRWDT       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       107         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Refresh Routine       103         Erasing a Flash Program       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       104         Initializing PORTA       125         Initializing PORTB       128         Initializing PORTD       131         Initializing PORTD       133         Initializing PORTD       133
CLRF       381         Cde Examples       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       10direct Addressing         Initializing PORTA       125         Initializing PORTB       128         Initializing PORTD       133         Initializing PORTE       136
CLRF       381         CLRWDT       381         Code Examples       16 × 16 Signed Multiply Routine       108         16 × 16 Unsigned Multiply Routine       108         8 × 8 Signed Multiply Routine       107         8 × 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refesh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       104         Indirect Addressing       79         Initializing PORTA       128         Initializing PORTE       133         Initializing PORTE       136         Initializing PORTE       136         Initializing PORTE       136         Initializing PORTE       136         Initializing PORTE       139         Initializing PORTE       139         Initializing PORTE       139         Initializing PORTE       139
CLRF       381         Code Examples       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       79         Initializing PORTA       125         Initializing PORTB       128         Initializing PORTB       133         Initializing PORTE       136         Initializing PORTE       136         Initializing PORTE       139         Initializing PORTE       139         Initializing PORTG       142         Initializing PORTG       142
CLRF       381         Code Examples       381         Code Examples       108         16 x 16 Signed Multiply Routine       108         16 x 16 Unsigned Multiply Routine       107         8 x 8 Signed Multiply Routine       107         8 x 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       104         Initializing PORTA       125         Initializing PORTB       128         Initializing PORTD       133         Initializing PORTF       139         Initializing PORTF       139         Initializing PORTF       139         Initializing PORTG       142         Initializing PORTH       146
CLRF       381         Code Examples       381         Code Examples       16 × 16 Signed Multiply Routine       108         16 × 16 Signed Multiply Routine       108         8 × 8 Signed Multiply Routine       107         8 × 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       1ndirect Addressing         Initializing PORTB       128         Initializing PORTE       133         Initializing PORTE       133         Initializing PORTE       139         Initializing PORTE       139         Initializing PORTF       139         Initializing PORTF       140         Initializing PORTF       144         Initializing PORTF       149         Loading the SSPBUF (SSPSR)       149
CLRF       381         Code Examples       381         Code Examples       16 × 16 Signed Multiply Routine       108         16 × 16 Signed Multiply Routine       108         8 × 8 Signed Multiply Routine       107         8 × 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refesh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       Indirect Addressing         Initializing PORTB       128         Initializing PORTD       133         Initializing PORTE       136         Initializing PORTE       136         Initializing PORTE       139         Initializing PORTF       139         Initializing PORTG       142         Initializing PORTJ       149         Loading the SSPBUF (SSPSR)       Register
CLRF       381         Code Examples       381         Code Examples       16 × 16 Signed Multiply Routine       108         16 × 16 Signed Multiply Routine       108         8 × 8 Signed Multiply Routine       107         8 × 8 Unsigned Multiply Routine       107         Changing Between Capture       107         Prescalers       170         Changing to Configuration Mode       281         Data EEPROM Read       103         Data EEPROM Refresh Routine       104         Data EEPROM Write       103         Erasing a Flash Program       Memory Row         Memory Row       88         Fast Register Stack       56         How to Clear RAM (Bank 1) Using       1ndirect Addressing         Initializing PORTB       128         Initializing PORTE       133         Initializing PORTE       133         Initializing PORTE       139         Initializing PORTE       139         Initializing PORTF       139         Initializing PORTF       140         Initializing PORTF       144         Initializing PORTF       149         Loading the SSPBUF (SSPSR)       149

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELoo, KEELoo logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2003-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769638

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELO® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.