



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	M8C
Core Size	8-Bit
Speed	24MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART, USB
Peripherals	POR, PWM, WDT
Number of I/O	49
Program Memory Size	16KB (16K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.25V
Data Converters	A/D 48x14b; D/A 2x9b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	56-VFQFN Exposed Pad
Supplier Device Package	56-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c24894-24lfxa



### **PSoC Functional Overview**

The PSoC family consists of many programmable system-on-chips with on-chip controller devices. All PSoC family devices are designed to replace traditional microcontroller units (MCUs), system ICs, and the numerous discrete components that surround them. Configurable analog, digital, and interconnect circuitry enable a high level of integration in a host of industrial, consumer, and communication applications.

This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated in the Logic Block Diagram on page 1, is comprised of four main areas: PSoc Core, digital system, analog system, and system resources. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C24x94 devices can have up to seven I/O ports that connect to the global digital and analog interconnects, providing access to four digital blocks and six analog blocks.

### The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIOs.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four-MIPS 8-bit Harvard architecture microprocessor. The CPU uses an interrupt controller with up to 20 vectors, to simplify programming of real-time embedded events. Program execution is timed and protected using the included sleep timer and watchdog timer (WDT).

Memory encompasses 16 KB of flash for program storage, 1 KB of SRAM for data storage, and up to 2 KB of emulated EEPROM using the flash. Program flash has four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to ±4% over temperature and voltage. The 24-MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32-kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. The clocks, together with programmable clock dividers (as system resources), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital resources, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin is also capable of generating a system interrupt.

## The Digital System

The digital system is composed of four digital PSoC blocks. Each block is an 8-bit resource used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.

Figure 1. Digital System Block Diagram



Digital peripheral configurations include those listed below.

- PWMs (8- to 32-bit)
- PWMs with Dead band (8- to 24-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- Full- or half-duplex 8-bit UART with selectable parity
- SPI master and slave
- I<sup>2</sup>C master, slave, or multimaster (implemented in a dedicated I<sup>2</sup>C block)
- Cyclic redundancy checker/generator (16-bit)
- Infrared Data Association (IrDA)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow signal multiplexing and performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 5.



## Additional System Resources

System resources provide additional capability useful for complete systems. Additional resources include a multiplier, decimator, LVD, and power-on reset (POR). Brief statements describing the merits of each resource follow.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks are generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math and digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including creation of Delta-Sigma ADCs.
- The I<sup>2</sup>C module provides 0 to 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.

### **PSoC Device Characteristics**

Depending on your PSoC device characteristics, the digital and analog systems can have varying numbers of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The device covered by this datasheet is shown in the highlighted row of the table.

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 <sup>[1]</sup>	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 <sup>[2]</sup>	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94 <sup>[1]</sup>	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A <sup>[1]</sup>	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45 <sup>[1]</sup>	up to 38	2	8	up to 38	0	4	6 <sup>[2]</sup>	1 K	16 K
CY8C21x45 <sup>[1]</sup>	up to 24	1	4	up to 24	0	4	6 <sup>[2]</sup>	512	8 K
CY8C21x34 <sup>[1]</sup>	up to 28	1	4	up to 28	0	2	4 <sup>[2]</sup>	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 <sup>[2]</sup>	256	4 K
CY8C20x34 <sup>[1]</sup>	up to 28	0	0	up to 28	0	0	3 <sup>[2,3]</sup>	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 <sup>[2,3]</sup>	up to 2 K	up to 32 K

### Notes


- Automotive qualified devices available in this group.
- Limited analog functionality.
- 3. Two analog blocks and one CapSense® block.



# **Electrical Specifications**

This section presents the DC and AC electrical specifications of the automotive CY8C24x94 PSoC device family. For the most up to date electrical specifications, confirm that you have the most recent datasheet by visiting <a href="http://www.cypress.com">http://www.cypress.com</a>.

Specifications are valid for –40  $^{\circ}C \leq$  T<sub>A</sub>  $\leq$  85  $^{\circ}C$  and T  $_{J} \leq$  100  $^{\circ}C,$  except where noted.





# **Absolute Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

**Table 3. Absolute Maximum Ratings** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>STG</sub>	Storage temperature	<b>-</b> 55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ± 25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash <sub>DR</sub> electrical specification in Table 16 on page 26.
T <sub>BAKETEMP</sub>	Bake temperature	-	125	See package label	°C	
t <sub>BAKETIME</sub>	Bake time	See package label	_	72	Hours	
T <sub>A</sub>	Ambient temperature with power applied	-40	-	+85	°C	
$V_{DD}$	Supply voltage on V <sub>DD</sub> relative to V <sub>SS</sub>	-0.5	_	+6.0	V	
V <sub>IO</sub>	DC input voltage	V <sub>SS</sub> – 0.5	_	V <sub>DD</sub> + 0.5	V	
V <sub>IO2</sub>	DC voltage applied to tri-state	V <sub>SS</sub> – 0.5	_	V <sub>DD</sub> + 0.5	V	
I <sub>MIO</sub>	Maximum current into any port pin	-25	-	+50	mA	
I <sub>MAIO</sub>	Maximum current into any port pin configured as analog driver	<b>–</b> 50	_	+50	mA	
ESD	Electro static discharge voltage	2000		-	V	Human Body Model ESD.
LU	Latch-up current	ı	_	200	mA	

## **Operating Temperature**

**Table 4. Operating Temperature** 

Symbol	Description	Min	Тур	Max	Units	Notes
T <sub>A</sub>	Ambient temperature	-40	_	+85	°C	
TJ	Junction temperature	-40	-	+100	°C	The temperature rise from ambient to junction is package specific. See Table 28 on page 35. The user must limit the power consumption to comply with this requirement.



## **DC Electrical Characteristics**

### DC Chip Level Specifications

Table 5 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , or 3.0 V to 3.6 V and  $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}\text{C}$  and are for design guidance only.

Table 5. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
$V_{DD}$	Supply voltage	3.0	_	5.25	V	See DC POR and LVD specifications, Table 15 on page 25.
I <sub>DD5</sub>	Supply current, IMO = 24 MHz, $V_{DD}$ = 5 V	-	14	27	mA	Conditions are $V_{DD}$ = 5.0 V, $T_A$ = 25 °C, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, Analog power = off.
I <sub>DD3</sub>	Supply current, IMO = 24 MHz, V <sub>DD</sub> = 3.3 V	-	8	14	mA	Conditions are $V_{DD}$ = 3.3 V, $T_A$ = 25 °C, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, Analog power = off.
I <sub>SB</sub>	Sleep [5] (mode) current with POR, LVD, sleep timer, and WDT. [6]	-	3	6.5	μА	Conditions are with ILO active, $V_{DD}$ = 3.3 V, -40 °C $\leq$ T <sub>A</sub> $\leq$ 55 °C, Analog power = off.
I <sub>SBH</sub>	Sleep (mode) current with POR, LVD, sleep timer, and WDT at high temperature. [6]	-	4	25	μА	Conditions are with ILO active, $V_{DD}$ = 3.3 V, 55 °C < $T_A \le 85$ °C, Analog power = off.

## Notes

Errata: When the device is operating at 4.75 V to 5.25 V and the 3.3 V regulator is enabled, a short low pulse may be created on the DP signal line during device wake-up. The 15-20 µs low pulse of the DP line may be interpreted by the host computer as a deattach or the beginning of a wake-up. More details in "Errata" on page 46. Standby current includes all functions (POR, LVD, WDT, sleep timer) needed for reliable system operation. This should be compared with devices that have similar functions enabled.



## DC Operational Amplifier Specifications

Table 7 and Table 8 on page 17 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time (CT) PSoC blocks and the Analog Switched Capacitor (SC) PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

Table 7. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOA</sub>	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV <sub>OSOA</sub>	Average input offset voltage Drift	-	7.0	35.0	μV/°C	
I <sub>EBOA</sub>	Input leakage current (Port 0 Analog Pins)	_	20	_	pА	Gross tested to 1 μA.
C <sub>INOA</sub>	Input capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. $T_A = 25 ^{\circ}\text{C}$ .
V <sub>CMOA</sub>	Common Mode Voltage Range All cases, except highest Power = high, Opamp bias = high	0.0 0.5		V <sub>DD</sub> V <sub>DD</sub> – 0.5	V V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G <sub>OLOA</sub>	Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 80	- - -	- - -	dB dB dB	Specification is applicable at high power. For all other bias modes (except high power, high Opamp bias), minimum is 60 dB.
V <sub>OHIGHOA</sub>	High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.2 V <sub>DD</sub> - 0.5	- - -	- - -	V V V	
V <sub>OLOWOA</sub>	Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	- - -	0.2 0.2 0.5	V V V	
Isoa	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - -	400 500 800 1200 2400 4600	800 900 1000 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR <sub>OA</sub>	Supply voltage rejection ratio	65	80	_	dB	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25 \text{ V}) \text{ or } (V_{DD} - 1.25 \text{ V}) \le V_{IN} \le V_{DD}.$



## DC Analog Output Buffer Specifications

Table 10 and Table 11 on page 19 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 10. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>OSOB</sub>	Input offset voltage (absolute value)	_	3	12	mV	
TCV <sub>OSOB</sub>	Average input offset voltage drift	_	+6	_	μV/°C	
$V_{CMOB}$	Common mode input voltage range	0.5	_	V <sub>DD</sub> – 1.0	V	
R <sub>OUTOB</sub>	Output resistance					
	Power = low	_	0.6	_	Ω	
	Power = high	_	0.6	_	Ω	
V <sub>OHIGHOB</sub>	High output voltage swing (load = $32 \Omega$ to $V_{DD}/2$ )					
	Power = low	$0.5 \times V_{DD} + 1.1$	_	_	V	
	Power = high	$0.5 \times V_{DD} + 1.1$	_	_	V	
V <sub>OLOWOB</sub>	Low output voltage swing (load = $32 \Omega$ to $V_{DD}/2$ )					
	Power = low	_	_	$0.5 \times V_{DD} - 1.3$	V	
	Power = high	_	_	$0.5 \times V_{DD} - 1.3$	V	
I <sub>SOB</sub>	Supply current including opamp bias cell (no load)					
	Power = low	_	1.1	5.1	mΑ	
	Power = high	_	2.6	8.8	mA	
PSRR <sub>OB</sub>	Supply voltage rejection ratio	53	64	_	dB	$(0.5 \times V_{DD} - 1.3) \le V_{OUT} \le (V_{DD} - 2.3).$
C <sub>L</sub>	Load capacitance	-	П	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.



## DC Analog Reference Specifications

Table 12 and Table 13 on page 23 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C. These are for design guidance only.

The guaranteed specifications are measured through the analog CT PSoC blocks. The power levels for AGND refer to the power of the analog CT PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the analog CT PSoC block. Reference control power is high.

**Note** Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Table 12. 5-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b000	RefPower = high	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.229	V <sub>DD</sub> /2 + 1.290	V <sub>DD</sub> /2 + 1.346	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.038$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.040$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.356	V <sub>DD</sub> /2 – 1.295	V <sub>DD</sub> /2 – 1.218	V
	RefPower = high	V <sub>REFHI</sub>	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.220	V <sub>DD</sub> /2 + 1.292	V <sub>DD</sub> /2 + 1.348	V
	Opamp bias = low	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	V <sub>DD</sub> /2 – 0.036	V <sub>DD</sub> /2	$V_{DD}/2 + 0.036$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.357	V <sub>DD</sub> /2 – 1.297	V <sub>DD</sub> /2 – 1.225	V
	RefPower = medium	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.221	V <sub>DD</sub> /2 + 1.293	V <sub>DD</sub> /2 + 1.351	V
	Opamp bias = high	V <sub>AGND</sub>	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.036$	V <sub>DD</sub> /2	$V_{DD}/2 + 0.036$	V
		V <sub>REFLO</sub>	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.357	V <sub>DD</sub> /2 – 1.298	V <sub>DD</sub> /2 – 1.228	V
	RefPower = medium	$V_{REFHI}$	Ref High	V <sub>DD</sub> /2 + Bandgap	V <sub>DD</sub> /2 + 1.219	V <sub>DD</sub> /2 + 1.293	V <sub>DD</sub> /2 + 1.353	V
	Opamp bias = low	$V_{AGND}$	AGND	V <sub>DD</sub> /2	$V_{DD}/2 - 0.037$	$V_{DD}/2 - 0.001$	$V_{DD}/2 + 0.036$	V
		$V_{REFLO}$	Ref Low	V <sub>DD</sub> /2 – Bandgap	V <sub>DD</sub> /2 – 1.359	V <sub>DD</sub> /2 – 1.299	V <sub>DD</sub> /2 – 1.229	V
0b001	RefPower = high Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.092	P2[4] + P2[6] – 0.011	P2[4] + P2[6] + 0.064	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4] – P2[6] + 0.007	P2[4] – P2[6] + 0.056	V
	RefPower = high Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.078	P2[4] + P2[6] – 0.008	P2[4] + P2[6] + 0.063	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4]-P2[6]+ 0.004	P2[4]-P2[6]+ 0.043	V
	RefPower = medium Opamp bias = high	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] – 0.073	P2[4] + P2[6] – 0.006	P2[4] + P2[6] + 0.062	V
		$V_{AGND}$	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.032	P2[4]-P2[6]+ 0.003	P2[4]-P2[6]+ 0.038	V
	RefPower = medium Opamp bias = low	V <sub>REFHI</sub>	Ref High	P2[4]+P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.073	P2[4] + P2[6] - 0.006	P2[4] + P2[6] + 0.062	V
		V <sub>AGND</sub>	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V <sub>REFLO</sub>	Ref Low	P2[4]–P2[6] (P2[4] = V <sub>DD</sub> /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.034	P2[4] – P2[6] + 0.002	P2[4] – P2[6] + 0.037	V



## DC Analog PSoC Block Specifications

Table 14 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40  $^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  85  $^{\circ}$ C, or 3.0 V to 3.6 V and -40  $^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  85  $^{\circ}$ C, respectively. Typical parameters apply to 5 V and 3.3 V at 25  $^{\circ}$ C and are for design guidance only.

Table 14. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R <sub>CT</sub>	Resistor unit value (continuous time)	_	12.2	_	kΩ	
C <sub>SC</sub>	Capacitor unit value (switched capacitor)	_	80	1	fF	

## DC POR and LVD Specifications

Table 15 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and −40 °C ≤  $T_A \le 85$  °C, or 3.0 V to 3.6 V and -40 °C  $\le T_A \le 85$  °C, respectively. Typical parameters apply to 5 V or 3.3 V at 25 °C and are for design guidance only.

Note The bits PORLEV and VM in the table below refer to bits in the VLT\_CR register. See the PSoC Technical Reference Manual for more information on the VLT\_CR register.

Table 15. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V <sub>PPOR0</sub> [7] V <sub>PPOR1</sub> [7] V <sub>PPOR2</sub> [7]	V <sub>DD</sub> Value for PPOR Trip (negative ramp) PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	- - -	2.82 4.39 4.55	- - -	V V V	V <sub>DD</sub> must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from watchdog.
V <sub>PH0</sub> V <sub>PH1</sub> V <sub>PH2</sub>	PPOR Hysteresis PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	1 1 1	92 0 0	1 1 1	mV mV mV	
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V <sub>DD</sub> Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.86 2.96 3.07 3.92 4.39 4.55 4.63 4.72	2.92 3.02 3.13 4.00 4.48 4.64 4.73 4.81	3.02 <sup>[8]</sup> 3.12 3.24 4.12 4.62 4.78 <sup>[9]</sup> 4.87 4.96	V V V V V	

### Notes

Errata: When V<sub>DD</sub> of the device is pulled below ground just before power on, the first read from each 8K Flash page may be corrupted. This issue does not affect Flash page 0 because it is the selected page upon reset. More details in "Errata" on page 46.

Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.



## AC Operational Amplifier Specifications

Table 19 and Table 20 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = high and Opamp bias = high is not supported at 3.3 V.

Table 19. 5-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$				
	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	3.9	μs
	Power = medium, Opamp bias = high	_	_	0.72	μs
	Power = high, Opamp bias = high	_	_	0.62	μs
t <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$				
	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	5.9	μs
	Power = medium, Opamp bias = high	_	_	0.92	μs
	Power = high, Opamp bias = high	_	_	0.72	μs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%) (10 pF load, unity gain)				
11071	Power = low, Opamp bias = low	0.15	_	_	V/µs
	Power = medium, Opamp bias = high	1.7	_	_	V/µs
	Power = high, Opamp bias = high	6.5	_	_	V/µs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%) (10 pF load, unity gain)				
. 07.	Power = low, Opamp bias = low	0.01	_	_	V/µs
	Power = medium, Opamp bias = high	0.5	_	_	V/µs
	Power = high, Opamp bias = high	4.0	_	_	V/µs
BW <sub>OA</sub>	Gain bandwidth product				
0/1	Power = low, Opamp bias = low	0.75	_	_	MHz
	Power = medium, Opamp bias = high	3.1	_	_	MHz
	Power = high, Opamp bias = high	5.4	_	_	MHz
E <sub>NOA</sub>	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	-	nV/rt-Hz

Table 20. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t <sub>ROA</sub>	Rising settling time from 80% of $\Delta V$ to 0.1% of $\Delta V$				
	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	3.92	μs
	Power = medium, Opamp bias = high	_	_	0.72	μs
t <sub>SOA</sub>	Falling settling time from 20% of $\Delta V$ to 0.1% of $\Delta V$				
	(10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	5.41	μs
	Power = medium, Opamp bias = high	_	_	0.72	μs
SR <sub>ROA</sub>	Rising slew rate (20% to 80%) (10 pF load, unity gain)				
	Power = low, Opamp bias = low	0.31	_	_	V/µs
	Power = medium, Opamp bias = high	2.7	_	_	V/µs
SR <sub>FOA</sub>	Falling slew rate (20% to 80%) (10 pF load, Unity Gain)				
	Power = low, Opamp bias = low	0.24	_	_	V/µs
	Power = medium, Opamp bias = high	1.8	_	_	V/µs
BW <sub>OA</sub>	Gain bandwidth product				
0,1	Power = low, Opamp bias = low	0.67	_	_	MHz
	Power = medium, Opamp bias = high	2.8	_	_	MHz
E <sub>NOA</sub>	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	-	nV/rt-Hz



Table 22. AC Digital Block Specifications (continued)

Function	Description	Min	Тур	Max	Units	Notes
Receiver	Input clock frequency					The baud rate is equal to the input
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	49.92 <sup>[17]</sup>	MHz	clock frequency divided by 8.
	$V_{DD} \ge 4.75 \text{ V}$ , 1 stop bit	_	_	25.92 <sup>[17]</sup>	MHz	
	V <sub>DD</sub> < 4.75 V	_	_	25.92 <sup>[17]</sup>	MHz	

### AC External Clock Specifications

Table 23 list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 23. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F <sub>OSCEXT</sub>	Frequency	0	ı	24.24	MHz	
-	High period	20.5	ı	ı	ns	
-	Low period	20.5	_	_	ns	
_	Power-up IMO to switch	150	_	_	μS	

## AC Analog Output Buffer Specifications

Table 24 and Table 25 on page 33 list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , or 3.0 V to 3.6 V and  $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$ , respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 24. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V step, 100pF load Power = low Power = high	- 1	_ _	2.5 2.5	μ <b>s</b> μ <b>s</b>	
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V step, 100pF load Power = low Power = high	_ _	_ _	2.2 2.2	μ <b>S</b> μ <b>S</b>	
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V step, 100 pF load Power = low Power = high	0.65 0.65	_ _	_ _	V/μs V/μs	
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V step, 100 pF load Power = low Power = high	0.65 0.65	_ _	_ _	V/μs V/μs	
BW <sub>OBSS</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	0.8 0.8	_ _	_ _	MHz MHz	
BW <sub>OBLS</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	300 300	_ _	_ _	kHz kHz	



Table 25. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>ROB</sub>	Rising settling time to 0.1%, 1 V step, 100 pF load Power = low Power = high		_ _	3.8 3.8	μ <b>s</b> μ <b>s</b>	
t <sub>SOB</sub>	Falling settling time to 0.1%, 1 V step, 100 pF load Power = low Power = high	_ _	_ _	2.6 2.6	μ <b>s</b> μ <b>s</b>	
SR <sub>ROB</sub>	Rising slew rate (20% to 80%), 1 V step, 100 pF load Power = low Power = high	0.5 0.5	_ _		V/μs V/μs	
SR <sub>FOB</sub>	Falling slew rate (80% to 20%), 1 V step, 100 pF load Power = low Power = high	0.5 0.5	_ _		V/μs V/μs	
BW <sub>OBSS</sub>	Small signal bandwidth, 20 mV <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	0.7 0.7	_ _		MHz MHz	
BW <sub>OBLS</sub>	Large signal bandwidth, 1 V <sub>pp</sub> , 3 dB BW, 100 pF load Power = low Power = high	200 200	_ _	_ _	kHz kHz	

## AC Programming Specifications

Table 26 lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, or 3.0 V to 3.6 V and -40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t <sub>RSCLK</sub>	Rise time of SCLK	1	-	20	ns	
t <sub>FSCLK</sub>	Fall time of SCLK	1	-	20	ns	
t <sub>SSCLK</sub>	Data setup time to falling edge of SCLK	40	-	_	ns	
t <sub>HSCLK</sub>	Data hold time from falling edge of SCLK	40	-	-	ns	
F <sub>SCLK</sub>	Frequency of SCLK	0	-	8	MHz	
t <sub>ERASEB</sub>	Flash erase time (block)	-	10	40 <sup>[19]</sup>	ms	
t <sub>WRITE</sub>	Flash block write time	-	40	160 <sup>[19]</sup>	ms	
t <sub>DSCLK</sub>	Data out delay from falling edge of SCLK	-	-	45	ns	V <sub>DD</sub> > 3.6 V
t <sub>DSCLK3</sub>	Data out delay from falling edge of SCLK	-	-	50	ns	$3.0~V \leq V_{DD} \leq 3.6~V$
t <sub>PRGH</sub>	Total flash block program time (t <sub>ERASEB</sub> + t <sub>WRITE</sub> ), hot	_	-	100 <sup>[19]</sup>	ms	$T_J \ge 0$ °C
t <sub>PRGC</sub>	Total flash block program time ( $t_{\text{ERASEB}} + t_{\text{WRITE}}$ ), cold	1	_	200 <sup>[19]</sup>	ms	T <sub>J</sub> < 0 °C

### Note

Document Number: 001-53754 Rev. \*H

<sup>19.</sup> For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.



## **Packaging Information**

This section illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com.

SIDE VIEW TOP VIEW **BOTTOM VIEW** 0.08[0.003] C 7.90[0.311] 8.10[0.319] 1.00[0.039] MAX 0.05[0.002] MAX 0.80[0.031] MAX 0.20[0.008] REF. PIN1 ID 0.20[0.008] R. 0.80[0.031] DIA. 0.45[0.018] SOLDERABLE **EXPOSED** PAD 0.24[0.009] (4X) 0.-15. 0.30[0.012] 0.50[0.020] r⊢◀ - 0.50[0.020] -SEATING PLANE

Figure 9. 56-Pin (8 × 8 mm) QFN (Punched)

### NOTES:

- 1. ₩ HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.162g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART #	DESCRIPTION
LF56A	STANDARD
LY56A	PB-FREE

001-12921 \*C

### **Important Note**

- For information on the preferred dimensions for mounting QFN packages, see the following application note, *Application Notes for* Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.
- Pinned vias for thermal conduction are not required for the low power PSoC device.

### Thermal Impedances

Table 28. Thermal Impedance per Package

Package	Typical θ <sub>JA</sub> <sup>[22]</sup>	Typical θ <sub>JC</sub>
56-pin QFN <sup>[23]</sup>	19 °C/W	1.7 °C/W

### **Solder Reflow Specifications**

Table 29 shows the solder reflow temperature limits that must not be exceeded.

Table 29. Solder Reflow Specifications

Package	Maximum Peak Temperature (T <sub>C</sub> )	Maximum Time above T <sub>C</sub> – 5 °C			
56-pin QFN	260 °C	30 seconds			

#### Notes

 <sup>22.</sup> T<sub>J</sub> = T<sub>A</sub> + Power × θ<sub>JA</sub>.
 23. To achieve the thermal impedance specified for the QFN package, refer to the application notes for Surface Mount Assembly of Amkor's MicroLeadFrame (MLF) Packages available at http://www.amkor.com.



## **Development Tool Selection**

### Software

### PSoC Designer

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

#### PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

### **Development Kits**

All development kits can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

## CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-pin PDIP emulation pod for CY8C29466-24PXI
- 28-pin CY8C29466-24PXI PDIP PSoC device samples (two)
- PSoC Designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)

- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started Guide
- Development kit registration form

### **Evaluation Tools**

All evaluation tools can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

#### CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started Guide
- USB 2.0 cable

### CY3210-24X94 Evaluation Pod (EvalPod)

PSoC EvalPods are pods that connect to the ICE In-Circuit Emulator (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-24X94 provides evaluation of the CY8C24x94 PSoC device family.



## **Document Conventions**

### Units of Measure

The following table lists the units of measure that are used in this document.

Table 34. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	$mV_PP$	millivolts peak-to-peak
dB	decibel	nA	nanoampere
fF	femtofarad	ns	nanosecond
KB	1024 bytes	nV	nanovolt
kHz	kilohertz	Ω	ohm
kΩ	kilohm	%	percent
MHz	megahertz	pA	picoampere
μΑ	microampere	pF	picofarad
μS	microsecond	ps	picosecond
μV	microvolt	rt-Hz	root hertz
mA	milliampere	V	volt
ms	millisecond	W	watt
mV	millivolt		

#### **Numeric Conventions**

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are in decimal format.

## Glossary

active high 1. A logic signal having its asserted state as the logic 1 state.

2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital converter (ADC)

A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.

Application programming interface (API)

A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

bandgap reference A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.



## Glossary (continued)

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

external reset (XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop and return to a pre-defined state.

flash An electrically programmable and erasable, non-volatile technology that provides you the programmability and

data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is

off.

flash block The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash

space that may be protected.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

I<sup>2</sup>C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). It is used to connect

low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at the V<sub>DD</sub> suppy voltage and pulled high with resistors.

The bus operates up to 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low voltage detect A circuit that senses  $V_{DD}$  and provides an interrupt to the system when  $V_{DD}$  falls below a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between two devices.

width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.



## Glossary (continued)

An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a microcontroller

microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

A circuit that may be crystal controlled and is used to generate a clock frequency. oscillator

A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the parity

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked loop (PLL)

An electronic circuit that controls an oscillator so that it maintains a constant phase angle relative to a reference signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

A group of pins, usually eight. port

power-on reset

(POR)

A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware

reset.

PSoC<sup>®</sup> Cypress Semiconductor's PSoC<sup>®</sup> is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied value.

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a known state. See hardware reset and software reset.

**ROM** An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



## Glossary (continued)

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

SRAM An acronym for static random access memory. A memory device where you can store and retrieve data at a high

rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged

until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code.

operating from flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level analog and digital PSoC blocks. User modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

V<sub>DD</sub> A name for a power net meaning "voltage drain." The most positive power supply signal. Usually 5 V or 3.3 V.

V<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



## 3. PMA Index Register fails to auto-increment with CPU\_Clock set to SysClk/1 (24 MHz).

### **■ PROBLEM DEFINITION**

When the device is operating at 4.75 to 5.25 V and the CPU\_Clock is set to SysClk/1 (24 MHz), the USB PMA Index Register may fail to increment automatically when used in an OUT endpoint configuration at Full-Speed. When the application program attempts to use the bReadOutEP() function the first byte in the PMA buffer is always returned.

### ■ TRIGGER CONDITION(S)

An internal flip-flop hold problem associated with Index Register increment function. All reads of the associated RAM originate from the first byte. The hold problem has no impact on other circuits or functions within the device.

#### ■ WORKAROUND

To make certain that the index register properly increments, set the CPU\_Clock to SysClk/2 (12 MHz) during the read of the PMA buffer. An example for the clock adjustment method is listed below.

PSoC Designer™ 4.3 User Module workaround: PSoC Designer Release 4.3 and subsequent releases includes a revised full-speed USB User Module with the revised firmware work-around included (see example below).

```
24 MHz read PMA workaround
;;
;;
M8C SetBank1
mov A, reg[OSC CR0]
push A
and A, 0xf8; clear the clock bits (briefly chg the cpu clk to 3 MHz)
or A, 0x02; will set clk to 12Mhz
mov reg[OSC CR0], A ; clk is now set at 12 MHz
M8C SetBank0
.loop:
   mov A, reg[PMA0_DR]; Get the data from the PMA space
   mov [X], A ; save it in data array
   inc X; increment the pointer
   dec [USB_APITemp+1] ; decrement the counter
   jnz .loop ; wait for count to zero out
;;
;; 24MHz read PMA workaround (back to previous clock speed)
;;
pop A ; recover previous reg[OSC CR0] value
M8C SetBank1
mov reg[OSC CR0], A ; clk is now set at previous value
M8C SetBank0
;;
     end 24Mhz read PMA workaround
;;
```



4. The Internal Main Oscillator (IMO) frequency parameter (FIMO245V) may increase over a period of time during usage in the field and exceed the maximum spec limit of 24.96 MHz.

### ■ PROBLEM DEFINITION

When the device has been operating at 4.75 V to 5.25 V for a cumulatively long duration in the field, the IMO Frequency may slowly increase over the duration of usage in the field and eventually exceed the maximum spec limit of 24.96 MHz. This may affect applications that are sensitive to the max value of IMO frequency, such as those using UART communication and result in a functional failure.

### ■ TRIGGER CONDITION(S)

Very long (cumulative) usage of the device in the operating voltage range of 4.75V to 5.25V, with the IMO clock running continuously, could lead to the degradation. Higher power supply voltage and lower ambient temperature are worst-case conditions for the degradation.

### **■ WORKAROUND**

Operating the device with the power supply voltage range of 3.0 V to 3.6 V, would avoid the degradation of IMO Frequency beyond the max spec limit of 24.96 MHz.

#### ■ FIX STATUS

A new revision of the silicon, with a fix for this issue, is expected to be available from August 1st 2015.

Document Number: 001-53754 Rev. \*H